[1] S Salahuddin, S Datta. Use of Negative capaciatnce to provide volatge amplification for low power nanoscale devices. Nano Lett, 8, 405(2008).
[2] A I Khan, D Bhowmik, P Yu et al. Experimental evidenceof ferroelectric Negative capacitance in nanoscale heterostructures. Appl Phys Lette, 99, 113501(2011).
[3] A C Seabaugh, Q Zhang. Low-voltage tunnel transistors for beyond CMOS logic. Proc IEEE, 98, 2095(2010).
[4] K Gopalakrishnan, R Woo, C Jungemann et al. Impact ionization MOS (I-MOS) -Part I: Device and circuit simulation. IEEE Trans Electron Devices, 52, 69(2005).
[5] A F Devonshire. Theory of ferrolelctrics. Adv Phys, 3, 85(1954).
[6]
[7] V L Ginzburg. Phase transitions in ferroelctrics: some historical remarks. UFN, 171, 1091(2001).
[8] A Rusu, G A Salvatore, D Jimenez et al. Metal-ferroelectric-metal-oxide semiconductor field effect transistor with sub-60mV/decade subthreshold swing and voltage amplification. IEEE International Electron Devices Meeting, 6.3.1(2010).
[9]
[10] R Rasool, G M Rather, N ud-Din. Analytic model for the electrical properties of negative capacitance metal-ferroelectric-insulator-silicon (MFIS) capacitor. Integrated Ferroelectrics, 185, 93(2017).
[11] A Jain, M A Alam. Prospects of hysterisis free abrupt switching (0 mV/decade) in Landau switches. IEEE Trans Electron Devices, 60, 4269(2013).
[12] A I Khan, C W Yeung, C Hu et al. Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation. IEDM Tech Dig, 255(2011).
[13] J I Seeger, S B Crary. Analysis and simulation of MOS capacitor feedback for stabilizing electrostatically actuated mechanical devices. Trans Built Environ, 31, 1(1997).
[14] C W Krowne, S W kirchoefer, W Chang et al. Examination of possibility of negative capaciatnce using ferroelectric materials in solid state electronic devices. Nanoletters, 11, 988(2011).
[15] A Jain, M A Alam. Stability constraints define the minimum subthreshold swing of a negative capacitance field-effect transistor. IEEE Trans Electron Devices, 61, 2235(2014).
[16] D Jiménez, E Miranda, A Godoy. Analytic model for the surface potential and drain current in negative capacitance field-effect transistors. IEEE Trans Electron Devices, 57, 2405(2010).
[17] R F Pierret. Semiconductor device fundamentals. Pearson(1995).
[18] S Dasgupta, A Rajashekhar, K Majumdar et al. Sub-KT/Q switching in strong inversion in PbZr0.52Ti0.4O3 gated negative capaciatnce FETs. IEEE J Explor Solid State Comput Devices Circuits, 1, 43(2015).
[19] H Lee, Y Yoon, C Shin. Current voltage model for negative capacitance field effect transistors. IEEE Electron Device Lett, 38, 669(2017).
[20] C I Lin, A I Khan, S Salahuddin et al. Effects of the variation of ferroelectric properties on negative capacitance FET characteristics. IEEE Trans Electron Devices, 63, 2197(2016).
[21] A Cano, D Jimenez. Multidomain ferroelectricity as a limiting factor for voltage amplification in ferroelectric field-effect transistors. Appl Phys Lett, 97, 133509(2010).
[22] T S Boscke, J Muller, D Bruhaus et al. Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors. IEE Electron Devices Meeting, 24(2011).
[23] Y Li, Y Lian, K K Yao et al. Evaluation and optimization of short channel ferroelectric MOSFET for low power circuit application with BSIM4 and Landau theory. Solid State Electron, 114, 17(2015).
[24] A Saeidi, F Jazaeri, I Stolichnov et al. Double-gate negative-capaciatnce MOSFET with PZT gate stack on ultra thin body SOI: An experimentally caliberated simulation study of device performance. IEEE Trans Electron Devices, 63, 4678(2016).
