[1] J Cui, L Chen, C L Kang et al. A high-linearity InGaP/GaAs HBT power amplifier for IEEE 802.11a/N. J Semicond, 34, 065001(2013).

[2] N Loubet, T Hook, P Montanini et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. 2017 Symposium on VLSI Technology, T230(2017).

[3] A K Bansal, I Jain, T B Hook et al. Series resistance reduction in stacked nanowire FETs for 7-nm CMOS technology. IEEE J Electron Devices Soc, 4, 266(2016).

[4] B Radisavljevic, A Radenovic, J Brivio et al. Single-layer MoS2 transistors. Nat Nanotechnol, 6, 147(2011).

[5] A Sebastian, R Pendurthi, T H Choudhury et al. Benchmarking monolayer MoS2 and WS2 field-effect transistors. Nat Commun, 12, 693(2021).

[6] S Das, A Sebastian, E Pop et al. Transistors based on two-dimensional materials for future integrated circuits. Nat Electron, 4, 786(2021).

[7] F Wu, H Tian, Y Shen et al. Vertical MoS2 transistors with sub-1-nm gate lengths. Nature, 603, 259(2022).

[8] S Wang, X Liu, P Zhou. The road for 2D semiconductors in the silicon age. Adv Mater, 2021, e2106886(2021).

[9] F Wu, J Ren, Y Yang et al. A 10 nm short channel MoS2 transistor without the resolution requirement of photolithography. Adv Electron Mater, 7, 2170057(2021).

[10] L Xie, M Liao, S Wang et al. Graphene-contacted ultrashort channel monolayer MoS2 transistors. Adv Mater, 29, 1702522(2017).

[11] A Allain, J H Kang, K Banerjee et al. Electrical contacts to two-dimensional semiconductors. Nat Mater, 14, 1195(2015).

[12] P C Shen, C Su, Y X Lin et al. Ultralow contact resistance between semimetal and monolayer semiconductors. Nature, 593, 211(2021).

[13] D Jariwala, V K Sangwan, D J Late et al. Band-like transport in high mobility unencapsulated single-layer MoS2 transistors. Appl Phys Lett, 102, 173107(2013).

[14] H W Chen, J Y Li, X Z Chen et al. Dramatic switching behavior in suspended MoS2 field-effect transistors. Semicond Sci Technol, 33, 024001(2018).

[15] A Pon, S Carmel, A Bhattacharyya et al. Simulation of 2D layered material ballistic FETs using a hybrid methodology. 2019 IEEE International Conference on Electron Devices and Solid-State Circuits, 1(2019).

[16] A Sudarsanan, S Venkateswarlu, K Nayak. Superior work function variability performance of horizontally stacked nanosheet FETs for sub-7-nm technology and beyond. 2020 4th IEEE Electron Devices Technology & Manufacturing Conference, 1(2020).

[17] S Valasa, S Tayal, L R Thoutam. Optimization of design space for vertically stacked junctionless nanosheet FET for analog/RF applications. Silicon, 1(2022).

[18] E Mohapatra, T P Dash, J Jena et al. Design study of gate-all-around vertically stacked nanosheet FETs for sub-7nm nodes. SN Appl Sci, 3, 540(2021).

[19] G I Zebrev, A A Tselykovskiy, D K Batmanova et al. Small-signal capacitance and current parameter modeling in large-scale high-frequency graphene field-effect transistors. IEEE Trans Electron Devices, 60, 1799(2013).

[20] N Fang, K Nagashio. Quantum-mechanical effect in atomically thin MoS2 FET. 2D Mater, 7, 014001(2019).