Design of a RO PUF Based on FPGA Carry Logic

CHEN Peng; LI Xiandong; YAO Liang; YI Maoxiang; LU Yingchun

doi:10.13911/j.cnki.1004-3365.210299

[1] KUMAR S S, GUAJARDO J, MAES R, et al. Extended abstract: the butterfly PUF protecting IP on every FPGA ［C］ // IEEE Int Workshop Hardware-Oriented Secur & Trust. Anaheim, CA, USA. 2008: 67-70.

[2] YAMAMOTO D, SAKIYAMA K, IWAMOTO K, et al. Variety enhancement of PUF responses using the locations of random outputting RS latches ［J］. J Cryptogr Engineer, 2013, 3(4): 197-211.

[3] VARCHOLA M, DRUTAROVSKY M. New high entropy element for FPGA based true random number generators ［C］ // CHES’10 Proceed 12th Int Conf Cryptogr Hardware Emb Syst. Santa Barbara, CA, USA. 2010: 351-365.

[4] ARDAKANI A, SHOKOUHI S B, ARASH R M. Improving performance of FPGA-based SR-latch PUF using transient effect ring oscillator and programmable delay lines ［J］. Integration, 2018, 62: 371-381.

[5] HABIB B, KAPS J P, GAJ K, et al. Implementation of efficient SR-latch PUF on FPGA and SoC devices ［J］. Microprocess Microsyst, 2017, 53: 92-105.

[6] SANO K, SOUDRIS D, HUBNER M, et al, Applied reconfigurable computing ［M］. Bochum: Springer, 2015: 205-216.

[7] ZHOU K, LIANG H G, JIANG Y, et al. FPGA-based RO PUF with low overhead and high stability ［J］. Elec Lett, 2019, 55(9): 510-513.

[8] SUH G E, DEVADAS S. Physical unclonable functions for device authentication and secret key generation ［C］ // 44th ACM/IEEE Design Autom Conf. San Diego, CA, USA. 2007: 9-14.

[9] ZHANG J L, QU G, LV Y Q, et al. Asurvey on silicon PUFs and recent advances in ring oscillator PUFs ［J］. J Comput Sci Technol, 2014, 29(4): 664-678.

[10] HORI Y, YOSHIDA T, KATASHITA T. Quantitative and statistical performance evaluation of arbiter physical unclonable functions on FPGAs ［C］ //Int Conf Reconfig Comput FPGA. Cancun, Mexico. 2010: 298-303.

[11] ANDERSON J H. A PUF design for secure FPGA-based embedded systems ［C］ // 15th ASP-DAC. Taipei, China. 2010, 201: 1-6.

[12] ZHANG J L, WU Q, DING Y P, et al, Techniques for design and implementation of an FPGA-specific physical unclonable function ［J］. J Comput Sci Technol, 2016, 31(1): 124-136.

[13] MERLI D, STUMPF F, ECKERT C. Improving the quality of ring oscillator PUFs on FPGAs ［C］ // Proceed 5th Workshop Emb Syst Secur. New York, NY, USA. 2010: 1-9.

[14] MATITI A, KIM I, SCHAUMONT P. A robust physical unclonable function with enhanced challenge-response set ［J］. IEEE Trans InformForens & Secur, 2012, 7(1): 333-345.

[15] MAITI A, CASARONA J, MCHALE L. A large scale characterization of RO-PUF ［C］ // IEEE Int Symp HOST. Anaheim, CA, USA. 2010: 94-99.

[16] MAITI A, SCHAUMONT P. Improving the quality of a physical unclonable function using configurable ring oscillators ［C］ // Int Conf Field Program Logic & Appl. Prague, Czech Republic. 2009: 703-707.

[17] HABIB B, GAJ K, KAPS J P. FPGA PUF based on programmable LUT delays ［C］ // Euromicro Conf Dig Syst Des. Los Alamitos, CA, USA. 2013: 697-704.

[18] ANANDAKUMAR N N, HASHMI M S, SANADHYA S K. Efficient and lightweight FPGA-based hybrid PUFs with improved performance ［J］. Microprocess & Microsyst, 2020, 77: 103-180.

[19] BOSSUET L, XUAN T N, CHERIF Z, et al. A PUF based on a transient effect ring oscillator and insensitive to locking phenomenon ［J］. IEEE Trans Emerg Top Comput, 2014, 2(1): 30-36.

[20] HERDER C, YU M, KOUSHANFAR F, et al. Physical unclonable functions and applications: a tutorial ［J］. Proceed IEEE, 2014, 102(8): 1126-1141.

[21] MATITI A, GUNREDDY V, SCHAUMONT P. Embedded systems design with FPGAs ［M］. New York: Springer, 2013: 245-267.

[22] GUC Y, LIU W Q, HANLEY N, et al. A theoretical model to link uniqueness and min-entropy for PUF evaluations ［J］. IEEE Trans Comput, 2019, 68(2): 287-293.

[23] ANANDAKUMAR N N, HASHMI M S, SANADHYA S K. Compact implementations of FPGA-based PUFs with enhanced performance ［C］ // 30th Int Conf VLSI Des and 16th Int Conf Emb Syst. Hyderabad, India. 2017: 161-166.