LONE: A Low-Loss, Non-Blocking, and Scalable 8-Port Optical Router

Jiaying Luo; Junyong Deng; Bowen Yang; Rui Shan; Ping Wang; Chao Hui

doi:10.3788/LOP202259.0313001

[1] Gu H X, Mo K H, Xu J et al. A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip[C], 19-24(2009).

[2] Yahya M R, Wu N, Fang Z et al. A low insertion loss 5×5 optical router for mesh photonic network-on-chip topology[C], 164-169(2019).

[3] Wang X S, Gu H X, Wang K et al. Universal method for designing non-blocking multicast-supported on chip optical router[J]. IEICE Electronics Express, 13, 20160667(2016).

[4] Chen K, Gu H X, Yang Y T et al. A novel two-layer passive optical interconnection network for on-chip communication[J]. Journal of Lightwave Technology, 32, 1770-1776(2014).

[5] Shi X H, Wu N, Ge F et al. Srax: a low crosstalk and insertion loss 5×5 optical router for optical network-on-chip[C], 3102-3105(2019).

[6] Huang L, Qi S X, Wang K et al. LACE: a non-blocking on-chip optical router by utilizing the wavelength routing technology[C], 1-3(2017).

[7] Liu F, Zhang H, Chen Y et al. Wavelength-reused hierarchical optical network on chip architecture for manycore processors[J]. IEEE Transactions on Sustainable Computing, 1-1(2017).

[8] Li Y, Zhang Y, Zhang L et al. Silicon and hybrid silicon photonic devices for intra-datacenter applications: state of the art and perspectives [Invited[J]. Photonics Research, 3, B10-B27(2015).

[9] Nikolova D, Rumley S, Calhoun D et al. Scaling silicon photonic switch fabrics for data center interconnection networks[J]. Optics Express, 23, 1159-1175(2015).

[10] Jia H, Zhao Y C, Zhang L et al. Five-port optical router based on silicon microring optical switches for photonic networks-on-chip[J]. IEEE Photonics Technology Letters, 28, 947-950(2016).

[11] Deng J Y, Wu H Y, Shan R et al. NPFONoC: a low-loss, non-blocking, scalable passive optical interconnect network-on-chip architecture[C], 1443-1448(2019).

[12] Poon A W, Luo X S, Xu F et al. Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection[J]. Proceedings of the IEEE, 97, 1216-1238(2009).

[13] Tan X F, Yang M, Zhang L et al. A generic optical router design for photonic network-on-chips[J]. Journal of Lightwave Technology, 30, 368-376(2012).

[14] Feng M X, Wang J, Zhou R et al. On-chip integration of GaN-based laser, modulator, and photodetector grown on Si[J]. IEEE Journal of Selected Topics in Quantum Electronics, 24, 1-5(2018).

[15] Zhu L J, Chen Z, Gu H X. A new multicast aware optical network-on-chip[C], 1-3(2016).

[16] Huang L, Gu H X, Tian Y H et al. Universal method for constructing the on-chip optical router with wavelength routing technology[J]. Journal of Lightwave Technology, 38, 3815-3821(2020).

[17] Werner S, Navaridas J, Luján M. Designing low-power, low-latency networks-on-chip by optimally combining electrical and optical links[C], 265-276(2017).

[18] Koohi S, Hessabi S. All-optical wavelength-routed architecture for a power-efficient network on chip[J]. IEEE Transactions on Computers, 63, 777-792(2014).

[19] Huang L, Gu H X, Zhang B W et al. Spider: a non-blocking optical router for multicasting communication in ONoC[C], 1190-1193(2015).