[1] SHIBATA N, KANDA K, SHIMIZU T, et al. A 1.33-Tb 4-bit/Cell 3-D flash memory on a 96-word-line-layer technology ［J］. IEEE J Sol Sta Circ, 2019, 55(1): 178-188.

[2] SHIBATA N, MAEJIMA H, ISOBE K, et al. A 70 nm 16 Gb 16-level-cell NAND flash memory ［J］. IEEE J Sol Sta Circ, 2008, 43(4): 929-937.

[3] SHIJUN L, XUECHENG Z, BAOCUN W. Program and read methods with offset in quad-level-cell NAND design ［C］ // IEEE Int Conf EDSSC. Hsinchu, China. 2017: 1-2.

[4] TANZAWA T, ATSUMI S. Optimization of word-line booster circuits for low-voltage flash memories ［J］. IEEE J Sol Sta Circ, 1999, 34(8): 1091-1098.

[5] KANG Y H, KIM J K, HWANG S W, et al. High-voltage analog system for a mobile NAND flash ［J］. IEEE J Sol Sta Circ, 2008, 43(2): 507-517.

[7] WANG Q, LIU F, HUANG C, et al. A 12 V Low-ripple and high-efficiency charge pump with continuous regulation scheme for 3D NAND flash memories ［C］ // 14th IEEE ICSICT. Qingdao, China. 2018: 1-3.

[8] LEE J Y, KIM S E, SONG S J, et al. A regulated charge pump with small ripple voltage and fast start-up ［J］. IEEE J Sol Sta Circ, 2006, 41(2): 425-432.

[9] RUMBERG B, GRAHAM D W, NAVIDI M M. A regulated charge pump for tunneling floating-gate transistors ［J］. IEEE Trans Circ Syst I: Regu Pap, 2017, 64(3): 516-527.