[1]
[2] R B Xie, X M Ji, J W Wu. Research on ESD performance of devices in radiation hardening process. Microprocessors, 40, 1(2019).
[3]
[4] L Z Zhang, Y Wang, Y Z Wang et al. Insight into multiple-triggering effect in DTSCRs for ESD protection. J Semicond, 38, 075001(2017).
[5] X W Bi, H L Liang, X F Gu et al. Design of novel DDSCR with embedded PNP structure for ESD protection. J Semicond, 36, 124007(2015).
[6]
[7] Y X Jiang, J Li, F Ran et al. Influence of layout parameters on snapback characteristic for a gate-grounded NMOS device in 0.13-
[8] T Y Chen, M D Ker. Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process. IEEE Trans Semicond Manuf, 16, 486(2003).
[9]
[10] B Krabbenborg, R Beltman, P Wolbert et al. Physics of electro-thermal effects in ESD protection devices. J Electrost, 28, 285(1992).
[11]
[12] M D Ker, T Y Chen. Substrate-triggered technique for on-chip ESD protection design in a 0.18-
[13] D X Wu, L L Jiang, H Fan et al. Analysis on the positive dependence of channel length on ESD failure current of a GGNMOS in a 5 V CMOS. J Semicond, 34, 024004(2013).
[14]
[15] M Paul, C Russ, B S Kumar et al. Physics of current filamentation in ggNMOS devices under ESD condition revisited. IEEE Trans Electron Devices, 65, 2981(2018).
[16] Y Wang, G Y Lu, Y Z Wang et al. Power-rail ESD clamp circuit with parasitic-BJT and channel parallel shunt paths to achieve enhanced robustness. IEICE Trans Electron, E100.C, 344(2017).
[17] L Li, K H Zhu. ESD performance analysis of gate grounded NMOS devices. Electron Pack, 11, 18(2011).
[18]
[19] Z G Li, S G Yue, Y S Sun. GDNMOS design for ESD protection in submicron CMOS VLSI. 2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics, 432(2009).
[20] J Shi. Deep sub-micron ESD GGNMOS layout design and optimization. MATEC Web Conf, 198, 04009(2018).
[21]
