A High Speed Word Line Drive Circuit for Compute-in-Memory

WANG Yutong; YU Zhiguo; CHE Rao; GU Xiaofeng

doi:10.13911/j.cnki.1004-3365.210241

[1] HUANG X H, LIU C S, JIANG Y G, et al. In-memory computing to break the memory wall ［J］. Chinese Phys B, 2020, 29(7): 28-48.

[2] MONGA K, CHATURVEDI N, GURUNARAYANAN S. Dual-mode in-memory computing unit using spin hall-assisted MRAM for data-intensive applications ［J］. IEEE Trans Mag, 2021, 57(4): 1-10.

[3] HUNG J M, LI X Q, WU J J, et al. Challenges and trends in developing nonvolatile memory-enabled computing chips for intelligent edge devices ［J］. IEEE Trans Elec Dev, 2020, 67(4): 1444-1453.

[4] YANTIR H E, ELTAWIL A M, SALAMA L N. IMCA: an efficient in-memory convolution accelerator ［J］. IEEE Trans VLSI Syst, 2021, 29(3): 447-460.

[5] PAVAN P, BEZ R, OLIVO P, et al. Flash memory cells - an overview ［J］. Proceed IEEE, 1997, 85(8): 1248-1271.

[6] SINANGIL M E, ERBAGCI B, NAOUS R, et al. A 7-nm compute-in-memory SRAM macro supporting multi-bit input, weight and output and achieving 351 TOPS/W and 372.4 GOPS ［J］. IEEE J Sol Sta Circ, 2021, 56(1): 188-198.

[7] ZHANG S, HUANG K J, SHEN H B. A robust 8-bit non-volatile computing-in-memory core for low-power parallel MAC operations ［J］. IEEE Trans Circ Syst I: Regul Pap, 2020, 67(6): 1867-1880.

[8] LIU Z Y, REN E X, QIAO F, et al. NS-CIM: a current-mode computation-in-memory architecture enabling near-sensor processing for intelligent IoT vision nodes ［J］. IEEE Trans Circ Syst I: Regu Pap, 2020, 67(9): 2909-2922.

[9] GARCIA-MONTESDEOCA J C, MONTIEL-NELSON J A, NOOSHABADI S. High performance bootstrapped CMOS dual supply level shifter for 0.5 V input and 1 V output ［C］ // IEEE 12th Euro Conf Dig Syst Des. Patras, Greece. 2009: 311-314.

[10] MAGHSOUDLOO E, REZAEI M, SAWAN M, et al. A power-efficient wide-range signal level-shifter ［C］ // IEEE 13th Int NEWCAS. Grenoble, France. 2015: 1-4.

[13] HASANBEGOVIC A, AUNET S. Low-power subthreshold to above threshold level shifter in 90 nm process ［C］ // NORCHIP. Trondheim, Norway. 2009: 1-4.

[14] KO J, YANG Y, KIM J, et al. Variation-tolerant WL driving scheme for high-capacity NAND flash memory ［J］. IEEE Trans VLSI Syst, 2019, 27(8): 1828-1839.