[6] GANGOPADHYAY D, REYHANI-MASOLEH A. Multiple-bit parity-based concurrent fault detection architecture for parallel CRC computation [J]. IEEE Trans Comput, 2016. 65(7): 2143-2157.
[8] LI J, LIU S S, REVIRIEGO, et al. Scheme for periodical concurrent fault detection in parallel CRC circuits [J]. IET Comput & Digital Tech, 2020, 14(2): 80-85.