• Microelectronics
  • Vol. 52, Issue 1, 42 (2022)
CHEN Tingting1、2, LU Feng1、2, WAN Shuqin2, and SHAO Jie2
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less
    DOI: 10.13911/j.cnki.1004-3365.210280 Cite this Article
    CHEN Tingting, LU Feng, WAN Shuqin, SHAO Jie. Design of a Controllable Delay Asynchronous FIFO Circuit[J]. Microelectronics, 2022, 52(1): 42 Copy Citation Text show less
    References

    [2] CUMMINGS C E. Simulation and synthesis techniques for asynchronous FIFO design [EB/OL]. http://www.sunburst-design.com/papers, 2021-07.

    [7] LIU X, HUI X, LIU H, et al. An efficient blind calibration method for nonlinearity mismatches in M-channel TIADCs [J]. IEICE Elec Expr, 2017, 14(11): 1-11.

    [11] LU H, LIN B, ZHANG S. A digital-background TIADC calibration architecture and a fast calibration algorithm for timing-error mismatch [C] // Int Conf ASIC. Guilin, China. 2007: 253-256.

    CHEN Tingting, LU Feng, WAN Shuqin, SHAO Jie. Design of a Controllable Delay Asynchronous FIFO Circuit[J]. Microelectronics, 2022, 52(1): 42
    Download Citation