A High Speed Sample and Hold Circuit Using Low Threshold Technology

GUO Liang; ZENG Tao; HUANG Feilin; LEI Langcheng; SU Chen; LIU Fan; LIU Luncai

doi:10.13911/j.cnki.1004-3365.200293

[1] LAGOS J, HERSHBERG B, MARTENS E, et al. A 1-GS/s, 12-b, single-channel pipelined ADC with dead-zone- degenerated ring amplifiers ［J］. IEEE J Sol Sta Circ, 2019, 54(3): 646-658.

[2] ALI A M A, DINC H, BHORASKAR P, et al. A 14-bit 2.5 GS/s and 5 GS/s RF sampling ADC with background calibration and dither ［C］ ∥ VLSI-Circuits. Honolulu, HI, USA. 2016: 1-2.

[3] SEHGAL R, FRANK V D G, BULT K. A 13-mW 64-dB SNDR 280-MS/s pipelined ADC using linearized integrating amplifiers ［J］. IEEE J Sol Sta Circ, 2018, 53(7): 1878-1888.

[4] DEVARAJAN S, SINGER L, KELLY D, et al. A 12-b 10-GS/s interleaved pipeline ADC in 28-nm CMOS technology ［J］. IEEE J Sol Sta Circ, 2017, 52(12): 3204-3218.

[5] EL-CHAMMAS M, LI X, KIMURA S, et al. A 12 bit 1.6 GS/s BiCMOS 22 hierarchical time-interleaved pipeline ADC ［J］. IEEE J Sol Sta Circ, 2014, 49(9): 1876-1885.

[6] NAKAJIMA Y, SAKAGUCHI A, OHKIDO T, et al. A background self-calibrated 6 b 2.7 GS/s ADC with cascade-calibrated folding-interpolating architecture ［J］. IEEE J Sol Sta Circ, 2010, 45(4): 707-718.

[7] ALI A M A, DINC H, BHORASKAR P, et al. A 14-bit 1 GS/s RF sampling pipelined ADC with background calibration ［J］. IEEE J Sol Sta Circ, 2014, 49(12) :2857- 2867.

[8] PELGROM M J M. Analog-to-digital conversion ［M］. Dordrecht, The Netherlands: Springer, 2013: 325-417.

[9] MALOBERTI F. Data converters ［M］. Dordrecht, The Netherlands: Springer, 2010: 141-207.

[10] ALI A M A. High speed data converters ［M］. London, United Kingdom: The Institution of Engineering and Technology, 2016: 83-144.

[11] LUO L, LIN K, CHENG L, et al. A digitally calibrated 14-bit linear 100-MS/s pipelined ADC with wideband sampling frontend ［C］ ∥ IEEE ESSCIRC. Athens, Greece. 2009: 472-475.

[12] MIYAHARA Y, SANO M, KOYAMA K, et al. A 14 b 60 MS/s pipelined ADC adaptively cancelling opamp gain and nonlinearity ［J］. IEEE J Sol Sta Circ, 2014, 49(2): 416-425.

[13] LEE B, MIN B, MANGANARO G, et al. A 14 b 100 MS/s pipelined ADC with a merged active S/H and first MDAC ［C］ ∥ IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 2008: 248-254.