A Second-Order EFMES 16-bit 500 kS/s SAR ADC

SHI Yuda; CHEN Qunchao

doi:10.13911/j.cnki.1004-3365.zjea016

[3] LIAO L, SUN Y, HAN Y, et al. A 65-nm low-power high-linearity Σ ADC for audio applications ［J］. Science China, 2014, 57(4): 1-7.

[5] LEE H S, HODGES D A, GRAY P R. A self-calibrating 15 bit CMOS A/D converter ［J］. IEEE J Sol Sta Circ, 1984, 19(6): 813-819.

[6] BAIRD R T, FIEZ T S. A low oversampling ratio 14-b 500-kHz Σ ADC with a self-calibrated multibit DAC ［J］. IEEE J Sol Sta Circ, 1996, 31(3): 312-320.

[7] MOON U K, SILVA J. Switched-capacitor DAC with analogue mismatch correction ［J］. Elec Lett, 1999, 35(22): 1903-1904.

[8] GALTON I. Digital cancellation of D/A converter noise in pipelined A/D converters ［J］. IEEE Trans Circ & Syst II: Anal & Dig Signal Process, 2001, 47(3): 185-196.

[9] SUN N, LEE H S, HAM D. Digital background calibration in pipelined ADCs using commutated feedback capacitor switching ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2008, 55(9): 877-881.

[10] RAGAB K, CHEN L, SANYAL A, et al. Digital background calibration for pipelined ADCs based on comparator decision time quantization ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2015, 62(5): 456-460.

[11] VAN DE PLASSCHE R J. Dynamic element matching for high-accuracy monolithic D/A converters ［C］// IEEE Int Sol Sta Circ Conf. Philadelphia, PA, USA.1976: 795-800.

[12] LEUNG B H, SUTARJA S. Multibit Σ- A/D converter incorporating a novel class of dynamic element matching techniques ［J］. IEEE Trans Circ & Syst II: Anal & Dig Signal Process, 1992, 39(1): 35-51.

[13] JACKSON S H. Circuit and method for cancelling nonlinearity error associated with component value mismatches in a data converter ［P］. US5221926A, 1993-06-22.

[14] SUN N. High-order mismatch-shaping in multibit DACs ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2011, 58(6): 346-350.

[15] SHU Y S, KUO L T, LO T Y. An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS ［J］. IEEE J Sol Sta Circ, 2016, 51(12): 2928-2940.

[16] LIU J X, HSU C K, X TANG X Y, et al. Error-feedback mismatch error shaping for high-resolution data converters ［J］. IEEE Trans Circ & Syst I: Regu Pap, 2019, 66(4): 1342-1354.

[18] LI S, QIAO B, GANDARA M, et al. A 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure ［J］. IEEE J Sol Sta Circ, 2018, 53(12): 3484-3496.

[19] LIU J X, WANG X, GAO Z J, et al. A 40 kHz-BW 90 dB-SNDR noise-shaping SAR with 4× passive gain and 2nd-order mismatch error shaping ［C］// IEEE ISSCC. San Francisco, CA, USA. 2020: 158-160.