[1] P Yao, H Q Wu, B Gao et al. Fully hardware-implemented memristor convolutional neural network. Nature, 577, 641(2020).
[2] W S Khwa, K Akarvardar, Y S Chen et al. MLC PCM techniques to improve nerual network inference retention time by 105X and reduce accuracy degradation by 10.8X. Proc IEEE Symp VLSI Technol, 1(2020).
[3] W Y Zhang, S C Wang, Y Li et al. Few-shot graph learning with robust and energy-efficient memory-augmented graph neural network (MAGNN) based on homogeneous computing-in-memory. 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 224(2022).
[4] S Kumar, X X Wang, J P Strachan et al. Dynamical memristors for higher-complexity neuromorphic computing. Nat Rev Mater, 7, 575(2022).
[5] Y M Lu, X Li, B N Yan et al. In-memory realization of eligibility traces based on conductance drift of phase change memory for energy-efficient reinforcement learning. Adv Mater, 34, 2107811(2022).
[6] P Huang, Z Zhou, Y Zhang et al. Dual-configuration in-memory computing bitcells using SiOx RRAM for binary neural networks. APL Mater, 7, 081105(2019).
[7] C C Chang, P C Chen, T Chou et al. Mitigating asymmetric nonlinear weight update effects in hardware neural network based on analog resistive synapse. IEEE J Emerg Sel Top Circuits Syst, 8, 116(2018).
[8] T Ravsher, D Garbin, A Fantini et al. Enhanced performance and low-power capability of SiGeAsSe-GeSbTe 1S1R phase-change memory operated in bipolar mode. 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 312(2022).
[9] D Ielmini, A Ghetti, A S Spinelli et al. A study of hot-hole injection during programming drain disturb in flash memories. IEEE Trans Electron Devices, 53, 668(2006).
[10] W Wu, H Q Wu, B Gao et al. A methodology to improve linearity of analog RRAM for neuromorphic computing. 2018 IEEE Symposium on VLSI Technology, 103(2018).
[11] Q W Wang, Y Park, W D Lu. Device variation effects on neural network inference accuracy in analog In-memory computing systems. Adv Intell Syst, 4, 2100199(2022).
[12] S Ogawa, N Shiono. Interface-trap generation induced by hot-hole injection at the Si-SiO2 interface. Appl Phys Lett, 61, 807(1992).
[13] W Choi, M Kwak, S Heo et al. Hardware neural network using hybrid synapses via transfer learning: WO x nano-resistors and TiO x RRAM synapse for energy-efficient edge-AI sensor. 2021 IEEE International Electron Devices Meeting (IEDM), 23.1. 1(2021).
[14] T Ali, K Seidel, K Kühnel et al. A novel dual ferroelectric layer based MFMFIS FeFET with optimal stack tuning toward low power and high-speed NVM for neuromorphic applications. 2020 IEEE Symposium on VLSI Technology, 1(2020).
[15] H T Lue, P K Hsu, M L Wei et al. Optimal design methods to transform 3D NAND flash into a high-density, high-bandwidth and low-power nonvolatile computing in memory (nvCIM) accelerator for deep-learning neural networks (DNN). 2019 IEEE International Electron Devices Meeting (IEDM), 38.1.1(2020).
[16] G Malavena, A S Spinelli, C M Compagnoni. Implementing spike-timing-dependent plasticity and unsupervised learning in a mainstream NOR flash memory array. 2018 IEEE International Electron Devices Meeting (IEDM), 2.3.1(2019).
