[1] B Sadhu, Y Tousi, J Hallin et al. A 28-GHz 32-element TRX phased-array IC with concurrent dual-polarized operation and orthogonal phase and gain control for 5G communications. IEEE J Solid State Circuits, 52, 3373(2017).

[2] B W Min, G M Rebeiz. A 10–50-GHz CMOS distributed step attenuator with low loss and low phase imbalance. IEEE J Solid State Circuits, 42, 2547(2007).

[3] B H Ku, S Hong. 6-bit CMOS digital attenuators with low phase variations for X-band phased-array systems. IEEE Trans Microw Theory Tech, 58, 1651(2010).

[4] L Zhang, C X Zhao, X N Zhang et al. A CMOS K-band 6-bit attenuator with low phase imbalance for phased array applications. IEEE Access, 5, 19657(2017).

[5] W Ciccognani, F Giannini, E Limiti et al. Compensating for parasitic phase shift in microwave digitally controlled attenuators. Electron Lett, 44, 743(2008).

[6] P P Sun. Analysis of phase variation of CMOS digital. Electron Lett, 50, 1912(2014).

[7] P Gu, D X Zhao, X H You. A DC-50 GHz CMOS switched-type attenuator with capacitive compensation technique. IEEE Trans Circuits Syst I, 67, 3389(2020).

[8] C X Zhao, X Zeng, L Zhang et al. A 37–40-GHz low-phase-imbalance CMOS attenuator with tail-capacitor compensation technique. IEEE Trans Circuits Syst I, 67, 3400(2020).

[9] C C Yang, N Yan, T Li et al. Design of a wideband CMOS digital step attenuator with high accuracy and low phase error. 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology, 1(2020).

[10] K J Koh, G M Rebeiz. 0.13-μm CMOS phase shifters for X-, Ku-, and K-band phased arrays. IEEE J Solid State Circuits, 42, 2535(2007).