

# Ultra wideband CMOS digital T-type attenuator with low phase errors

Chao Fan<sup>†</sup>, Yahua Ran, and Liqun Ye

Chengdu CORPRO technology Co., Ltd., Chengdu 610000, China

**Abstract:** A proposed inductive-phase-compensation ultra wideband CMOS digital T-type attenuator design based on an analysis of minimising phase errors is presented in this letter. In a standard CMOS technology, the proposed attenuator is analytically demonstrated to have low phase errors due to the inductive-phase-compensation network. A design equation is inferred and a wide-band 4dB attenuation bit digital attenuator with low phase errors is designed as a test vehicle for the proposed approach.

**Key words:** ultra-wideband; digital T-type attenuator; low phase error; inductive-phase-compensation; CMOS

**Citation:** C Fan, Y H Ran, and L Q Ye, Ultra wideband CMOS digital T-type attenuator with low phase errors[J]. *J. Semicond.*, 2022, 43(3), 032401. <https://doi.org/10.1088/1674-4926/43/3/032401>

## 1. Introduction

Digital attenuators are widely used in phased-array radars, modern wireless communications systems<sup>[1]</sup>, temperature compensation and the automatic gain control scheme for transmitter/receiver systems. Previously, various digital attenuators are realized by employing several circuit structure with different circuit devices for switching<sup>[2–9]</sup>, the T-type attenuator is investigated here, as it has advantage of compact footprint and low insertion loss of a reduced number of series switches. In Ref. [2], a low-pass filter that made up of one series inductor or shunt capacitor and two resistors are adopted in the typical switched T attenuator to minimize phase errors. But an extra filter increases the chip area and degrades the insertion loss. In Refs. [4–8], a phase-compensated capacitor  $C_c$  is parallel/serial connected with a shunt resistor  $R_p$  from the attenuating path, the T-type attenuator achieves low phase errors between the reference state and attenuating state, while maintaining the insertion loss. However, these capacitive-phase-compensation T-type digital attenuator designs commonly have poor design accuracy, since the manufacturing tolerance of capacitors is normally 5%–10% in a standard CMOS technology<sup>[10]</sup>. A novel ultra wideband CMOS digital T-type attenuator with low phase errors is presented in this paper. The proposed CMOS digital attenuator adopting a novel inductive-phase-compensation network which is designed in the attenuating path is introduced in the typical switched T attenuator topology to correct the phase errors without compromising the chip footprint and the insertion loss. And the inductive-phase-compensation T-type digital attenuator designs have satisfying design accuracy, since the inductors  $L_s$  are better modeled using electromagnetic simulation software.

## 2. Circuit design

Fig. 1 shows several different structures of switched T digital attenuator. Fig. 1(a) shows that the typical switched T-

type attenuator use switches to transform the signal path between the reference state (switch M1 is on and M2 off) and attenuating state (switch M1 is off and M2 on). By analyzing the circuits in Fig. 1(a), it is easy to deduce that a phase error occurs between the reference states and the attenuation states which is produced by turn-off capacitance  $C_{off1}$  of the switches. As this unwanted phase errors are significant in phased-array radars, it is necessary to reduce the phase error. In Fig. 1(b), a low-pass filter that made up of one series inductor or shunt capacitor and two resistors is adopted in the typical switched T attenuator to minimize phase errors. But an extra filter increases the chip area and degrades the insertion loss.

Fig. 1(c) illustrates a proposed inductive-phase-compensation CMOS differential T-type attenuator. By serial connecting a phase-compensated inductor  $L_s$  with a resistor  $R_s$  from the signal attenuating path, the proposed attenuator achieve a low phase errors between the reference state and attenuating state, while maintaining the insertion loss. As shown in Fig. 1(d), inductive-phase-compensation CMOS single-ended attenuator is half of the differential attenuator. The switch circuit model approximately equivalent to a on-state resistor  $R_{on}$  and off-state capacitor  $C_{off}$  because of neglecting the parasitic parameters by using a simple analysis. By changing a pair of the opposite voltages on the gate of the MOS device, the reference state and the attenuating state can be obtained respectively. In the attenuating state, two inductors  $L_s$  are added in the attenuating path for phase compensation network. And the network can be illuminated using a T-type low-pass filter, as shown in Fig. 1(e). Thus, the insertion loss phase difference between the reference state and attenuating state can be effectively reduced by using the phase-lag characteristic of a low-pass filter.

By analyzing the circuits in Fig. 1(e), the equation of transmission phase of the compensation network can be derived as:

$$\theta = -\tan^{-1} \frac{2\omega L_s (R_s + R_{on2} + R_p + Z_0)}{(R_s + Z_0)^2 + 2(R_{on2} + R_p)(R_s + Z_0) - \omega^2 L_s^2}, \quad (1)$$

Correspondence to: C Fan, [fanchao41@126.com](mailto:fanchao41@126.com)

Received 19 AUGUST 2021; Revised 11 DECEMBER 2021.

©2022 Chinese Institute of Electronics




Fig. 1. Structures of switched T digital attenuator. (a) Typical switched T attenuator. (b) Capacitance/Inductive-phase-compensation T-type attenuator. (c) Structures of the proposed T-type digital differential attenuator. (d) Structures of the proposed T-type digital single-ended attenuator. (e) Phase compensation network.




Fig. 2. (a) (Color online) The die of the proposed switched T attenuator. (b) Simulated and measured insertion loss phases of reference and attenuating states and phase errors of proposed switched T attenuator. (c) Simulated and measured IL of reference and attenuating states and relative attenuation of proposed switched T attenuator

Table 1. Comparison of attenuation 4 dB bit attenuators.

Parameter	Ref. [3]	Ref. [4]	Ref. [5]	Typical	This paper
Tech.	0.18 $\mu\text{m}$ CMOS	0.18 $\mu\text{m}$ CMOS	0.18 $\mu\text{m}$ p-HEMT	0.13 $\mu\text{m}$ CMOS	0.13 $\mu\text{m}$ CMOS
BW (GHz)	8–12	19–21	8.5–11.5	5–25	5–25
IL (dB)	8.7	8	0.8	2	2.3
Phase diff. ( $^\circ$ )	3.5	3.8	2	6	1
Return loss (dB)	10	12	20	10	10
Area ( $\mu\text{m}^2$ )	1250 $\times$ 400	1300 $\times$ 340	—	180 $\times$ 60	180 $\times$ 60
Corr. structure	Ind. corr. (170 pH)	Cap. corr.	Cap. corr.	No	Ind. corr. (20 pH)

where  $\omega$  is the working frequency of the proposed T-type attenuator.

As Eq. (1) shows, the proposed inductive-phase-compensation network has a low-pass characteristic. Therefore, the insertion loss phase errors of the T-type attenuator between the reference state and attenuating state can be effectively reduced by optimising the design of low pass filter units, while maintaining the attenuation.

The proposed ultra wideband CMOS digital T-type attenuator was measured using an on-wafer probing system. It was measured with an Agilent N5242A PNA-X Vector Network Analyzer to a Cascade Microtech probe station. The proposed inductive-phase-compensation CMOS 4 dB bit digital T-type attenuator is shown in Fig. 2(a), which was employing the 0.13- $\mu\text{m}$  CMOS process.

Fig. 2(b) shows the simulated and measured insertion loss phases results of the proposed attenuator, the simulated phase errors is only  $0^\circ$  to  $+0.8^\circ$  ranging from 5 to 25 GHz. And the measured phase errors are only  $-1^\circ$  to  $0^\circ$  during the 5–25 GHz operating range, which is close to the simulation results. Table 1 gives a comparison of several different compensated 4 dB bit attenuator cell performance. Compared to the design in Ref. [5], the proposed designs generally have satisfying design accuracy that the phase variation is only  $1^\circ$ , as the inductors  $L_s$  are better modeled using electromagnetic simulators. And the proposed design has a more compact footprint than the design in Ref. [3], because of the corr. structure inductor ( $L_s \approx 20$  pH) is about one-eighth of in Ref. [3].

Fig. 2(c) shows simulated and measured insertion loss of reference and attenuating states and relative attenuation of proposed attenuator. And its' insertion loss can maintain the  $<2.3$  dB over a frequency of 5–25 GHz. The input 1 dB compression point and the return loss are better than 18 dBm and 10 dB ranging from 5 to 25 GHz, respectively.

### 3. Conclusion

In summary, A novel ultra wideband CMOS digital T-type

attenuator with low phase errors is presented in this paper. A novel inductive-phase-compensation network is designed in the attenuating path of the typical switched T attenuator topology, to correct the phase errors without compromising the chip footprint and the insertion loss. And the proposed T-type CMOS attenuator with a compact footprint design indicates a satisfying accuracy, as the inductors ( $L_s \approx 20$  pH) are better modeled using electromagnetic simulators. The proposed T-type CMOS attenuator can maintain  $<2.3$  dB insertion loss while achieving a  $1^\circ$  of phase errors over 5–25 GHz, which support the theoretical analysis.

### References

- [1] Sadhu B, Tousi Y, Hallin J, et al. A 28-GHz 32-element TRX phased-array IC with concurrent dual-polarized operation and orthogonal phase and gain control for 5G communications. *IEEE J Solid State Circuits*, 2017, 52, 3373
- [2] Min B W, Rebeiz G M. A 10–50-GHz CMOS distributed step attenuator with low loss and low phase imbalance. *IEEE J Solid State Circuits*, 2007, 42, 2547
- [3] Ku B H, Hong S. 6-bit CMOS digital attenuators with low phase variations for X-band phased-array systems. *IEEE Trans Microw Theory Tech*, 2010, 58, 1651
- [4] Zhang L, Zhao C X, Zhang X N, et al. A CMOS K-band 6-bit attenuator with low phase imbalance for phased array applications. *IEEE Access*, 2017, 5, 19657
- [5] Ciccognani W, Giannini F, Limiti E, et al. Compensating for parasitic phase shift in microwave digitally controlled attenuators. *Electron Lett*, 2008, 44, 743
- [6] Sun P P. Analysis of phase variation of CMOS digital. *Electron Lett*, 2014, 50, 1912
- [7] Gu P, Zhao D X, You X H. A DC-50 GHz CMOS switched-type attenuator with capacitive compensation technique. *IEEE Trans Circuits Syst I*, 2020, 67, 3389
- [8] Zhao C X, Zeng X, Zhang L, et al. A 37–40-GHz low-phase-imbalance CMOS attenuator with tail-capacitor compensation technique. *IEEE Trans Circuits Syst I*, 2020, 67, 3400
- [9] Yang C C, Yan N, Li T, et al. Design of a wideband CMOS digital step attenuator with high accuracy and low phase error. *2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology*, 2020, 1
- [10] Koh K J, Rebeiz G M. 0.13- $\mu\text{m}$  CMOS phase shifters for X-, Ku-, and K-band phased arrays. *IEEE J Solid State Circuits*, 2007, 42, 2535



**Chao Fan** got his PhD from University of Electronic Science and technology, ChengDu, China. He is currently a senior engineer with Chengdu CORPRO technology Co.,Ltd, Cheng-Du China. His research efforts to IC design, including MMIC, PLL etc.