[1] M Briere, B Girodias, Y Bouchebaba, et al.. System level assessment of an photonics NoC in an MPSoC platform [C]. Design, Automation & Test in Europe Conference & Exhibition, 2007: 1-6.
[2] D A B Miller. Device requirements for optical interconnects to silicon chips [J]. Proc IEEE, 2009, 97(7): 1166-1185.
[3] Q F Xu, B Schmidt, S Pradhan, et al.. Micrometre-scale silicon electro-optic modulator [J]. Nature, 2005, 435(7040): 325-325.
[4] L Liao, A Liu, D Rubin, et al.. 40 Gbit/s silicon optical modulator for highspeed applications [J]. Electron Lett, 2007, 43(22): 1196-1197.
[5] K Goi, H Kusaka, A Oka, et al.. DQPSK/QPSK modulation at 40~60 Gb/s using low-loss nested silicon Mach-Zehnder modulator [C]. F, 2013. Optical Society of America, 2013: OW4J.4.
[6] J F Ding, L Yang, L Zhang, R Q Ji, et al.. Electro-optical response analysis of a 40 Gb/s silicon Mach-Zehnder optical modulator [J]. Journal of Lightwave Tech, 2013, 31(14): 2434-2440.
[7] J F Ding, H T Chen, L Yang, et al.. Low-voltage, high-extinction-ratio, Mach-Zehnder silicon optical modulator for CMOS-compatible integration [J]. Opt Express, 2012, 20(3): 3209-3218.
[8] J F Ding, H T Chen, L Yang, et al.. Ultra-low-power carrier-depletion Mach-Zehnder silicon optical modulator [J]. Opt Express, 2012, 20(7): 7081-7087.
[9] J F Ding, H T Chen, R Q Ji, et al.. Low-voltage, high extinction ratio carrier-depletion Mach-Zehnder silicon optical modulator [C]. Asia Communications and Photonics Conference and Exhibition (ACP) 2011: 83081P-83081P-6.
[10] J F Ding, H Chen, L Yang, et al.. Low-power-consumption, high speed Mach-Zehnder silicon optical modulator for CMOS compatible integration [C]. Group IV Photonics (GFP), 9th IEEE International Conference, 2012: 305-307.
[11] J Ding, R Ji, L Zhang, et al.. Low-power-consumption, 40-Gb/s Mach-Zehnder silicon optical modulator [C]. Proceedings of the Asia Communications and Photonics Conference, F, 2012: AS3B.5
[12] J Michel, J F Liu, L C Kimerling. High-performance Ge-on-Si photodetectors [J]. Nature Photonics, 2010, 4(8): 527-534.
[13] Yang L, Ji R, Zhang L, et al.. Optical routers for photonic networks-on-chip [C]. Communications and Photonics Conference and Exhibition, 2011. ACP. Asia. IEEE, 2011: 1-6.
[14] Yang L, Ji R, Ding J. Optical modulators and routers for photonic networks-on-chip [C]. SPIE, 2012, 8564: 85640G.
[15] Soref R A, Bennett B R. Electrooptical effects in silicon [J]. IEEE Journal of Quantum Electronics, 1987, 23(1): 123-129.
[16] A S Liu, R Jones, L Liao, et al.. A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor [J]. Nature, 2004, 427(6975): 615-618.
[17] L Liao, D Samara-Rubio, M Morse, et al.. High speed silicon Mach-Zehnder modulator [J]. Opt Express, 2005, 13(8): 3129-3135.
[18] L Liao, A Liu, D Rubin, et al.. 40 Gbit/s silicon optical modulator for highspeed applications [J]. Electron Lett, 2007, 43(22): 1196-1197.
[19] E A J Marcatili. Bends in optical dielectric guides [J]. The Bell System Technical Journal, 1969, 48(7): 2103-2132.
[20] John A. Wheeler. On the mathmetical description of light nuclei by the method of resonating group structure [J]. Phys Rev, 1937, 52(11): 1107-1122.
[21] J Heebner, R Grover, T A Ibrahim. Optical Microresonators: Theory, Fabrication, and Applications [M]. Berlin: Springer, 2008.
[22] Xia F, Rooks M, Sekaric L, et al.. Ultra-compact high order ring resonator filters using submicron silicon photonic wires for on-chip optical interconnects [J]. Opt Express, 2007, 15(19): 11934-11941.
[23] G T Reed, G Mashanovitch, F Y Gardes, et al.. Silicon optical modulators [J]. Nature Photonics, 2010, 4(8): 518-526.
[24] P Dong, S Liao, H Liang, et al.. Low power photonic components for optical interconnects [C]. SPIE, 2011, 7944: 794403.
[25] A V Krishnamoorthy, X Z Zheng, G L Li, et al.. Exploiting CMOS manufacturing to reduce tuning requirements for resonant optical devices [J]. IEEE Photonics Journal, 2011, 3(3): 567-579.
[26] A Shacham, K Bergman, L P Carloni. Photonic networks-on-chip for future generations of chip multiprocessors [J]. IEEE Transactions on Computers, 2008, 57(9): 1246-1260.
[27] K Jain, R Mehra, H K Dixit. Optimization of 2 × 2 Mach-Zehnder interferometer electro-optic switch [C]. Third International Conference on Computer and Communication Technology,2012: 171-174.
[28] N Kirman, M Kirman, R K Dokania, et al.. On-chip optical technology in future bus-based multicore designs [J]. IEEE Micro, 2007, 27(1): 56-66.
[29] L J Zhou, S S Djordjevic, R Proietti, et al.. Design and evaluation of an arbitration-free passive optical crossbar for onchip interconnection networks [J]. Appl Phys A, 2009, 95(4): 1111-1118.
[30] A Kazmierczak, W Bogaerts, E Drouard, et al.. Highly integrated optical 4 × 4 crossbar in silicon-on-insulator technology [J]. J Lightwave Technol, 2009, 27(16): 3317-3323.
[31] H X Gu, K H Mo, J Xu, et al.. A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip [J]. 2009 IEEE Computer Society Annual Symposium on Vlsi, 2009: 19-24.
[32] A Shacham, K Bergman, L P Carloni. Photonic networks-on-chip for future generations of chip multiprocessors [J]. IEEE Transactions on Computers, 2008, 57(9): 1246-1260.
[33] A W Poon, F Xu, X S Luo. Cascaded active silicon microresonator array cross-connect circuits for WDM networks-onchip [C]. SPIE, 2008, 6898: 689812.
[34] J Ahn, M Fiorentino, R G Beausoleil, et al.. Devices and architectures for photonic chip-scale integration [J]. Appl Phys A, 2009, 95(4): 989-997.
[35] C Batten, A Joshi, J Orcutt, et al.. Building many-core processor-to-DRAM networks with monolithic CMOS silicon photonics [J]. IEEE Micro, 2009, 29(4): 8-21.
[36] N Kirman, J F Martinez. A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing [J]. Acm Sigplan Notices, 2010, 45(3): 15-27.
[37] T Hu, H Qiu, P Yu, et al.. Wavelength-selective 4× 4 nonblocking silicon optical router for networks-on-chip [J]. Opt Lett, 2011, 36(23): 4710-4712.
[38] X Tan, M Yang, L Zhang, et al.. A generic optical router design for photonic network-on-chips [J]. J Lightwave Technol, 2012, 30(3): 368-376.
[39] T Hu, H Shao, L Yang, et al.. Four-port silicon multi-wavelength optical router for photonic networks-on-chip [J]. IEEE Photon Technol Lett, 2013, 25(23): 2281-2284.
[40] Luo Q Q, Zheng C T, Huang X L, et al.. Polymeric N-stage serial-cascaded four-port optical router with scalable 3N channel wavelengths for wideband signal routing application [J]. Optical and Quantum Electronics, 2014, 46(6): 829-849.
[41] N Sherwood-Droz, H Wang, L Chen, et al.. Optical 4× 4 hitless silicon router for optical networks-on-chip (NoC) [J]. Opt Express, 2008, 16(20): 15915-1522.
[42] A Biberman, B G Lee, N Sherwood-Droz, et al.. Broadband operation of nanophotonic router for silicon photonic networks-on-chip [J]. IEEE Photon Technol Lett, 2010, 22(12): 926-928.
[43] M Yang, W M J Green, S Assefa, et al.. Non-blocking 4×4 electro-optic silicon switch for on-chip photonic networks [J]. Opt Express, 2011, 19(1): 47-54.
[44] R Q Ji, L Yang, L Zhang, et al.. Microring-resonator-based four-port optical router for photonic networks-on-chip [J]. Opt Express, 2011, 19(20): 18945-18955.
[45] H X Gu, K H Mo, J Xu, et al.. A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip [C]. Proc IEEE Comput Soc Annu Symp, 2009: 19-24.
[46] A Joshi, C Batten, Y J Kwon, et al.. Silicon-photonic clos networks for global on-chip communication [C]. Proc 3rd ACM/IEEE Int Symp Network-on-Chip, 2009: 124-133.
[47] A W Poon, X S Luo, F Xu, et al.. Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection [J]. Proc IEEE, 2009, 97(7): 1216-1230.
[48] R Q Ji, L Yang, L Zhang, et al.. Five-port optical router for photonic networks-on-chip [J]. Opt Express, 2011, 19(21): 20258-20268.
[49] R Q Ji, J Xu, L Yang. Five-port optical router based on microring switches for photonic networks-on-chip [J]. IEEE Photon Technol Lett, 2013, 25(5): 492-495.
[50] R Min, R Ji, Q Chen, et al.. A universal method for constructing N-port nonblocking optical router for photonic networks-on-chip [J]. J Lightwave Technol, 2012, 30(23): 3736-3741.
[51] Y Ye, X Wu, J Xu, et al.. Holistic comparison of optical routers for chip multiprocessors [C]. Anti-Counterfeiting, Security and Identification (ASID) International Conference IEEE, 2012: 1-5.
[52] Lee B G, Biberman A, Chan J, et al.. High-performance modulators and switches for silicon photonic networks-onchip [J]. IEEE J Sel Top Quantum Electron, 2010, 16(1): 6-22.
