High resolution digital-to-time converter based on FPGA

Wei Wang; Ruifeng Zhang

doi:10.11884/HPLPB202335.220072

[1] Zhang Min, Wang Hai, Liu Yan. Digital-to-time converter with 3.93 ps resolution implemented on FPGA chips[J]. IEEE Access, 5, 6842-6848(2017).

[2] Zou Lianfeng, Gupta S, Caloz C. A simple picosecond pulse generator based on a pair of step recovery diodes[J]. IEEE Microwave and Wireless Components Letters, 27, 467-469(2017).

[3] Ru J Z, Palattella C, Geraedts P, et al. A high-linearity digital-to-time converter technique: constant-slope charging[J]. IEEE Journal of Solid-State Circuits, 50, 1412-1423(2015).

[4] Alahdab S, Mntyniemi A, Kostamovaara J. A 12bit digitaltotime converter (DTC) with subpslevel resolution using current DAC differential switch f timetodigital converter (TDC)[C]Proceedings of 2012 IEEE International Instrumentation Measurement Technology Conference. 2012: 26682671.

[5] Yao Yuan, Wang Zhaoqi, Lu Houbing, et al. Design of time interval generator based on hybrid counting method[J]. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 832, 103-107(2016).

[6] Chen P, Chen Poyu, Lai Juanshan, et al. FPGA vernier digital-to-time converter with 1.58 ps resolution and 59.3 minutes operation range[J]. IEEE Transactions on Circuits and Systems, 57, 1134-1142(2010).

[7] AlAhdab S, Mntyniemi A, Kostamovaara J. A 12bit digitaltotime converter (DTC) f timetodigital converter (TDC) other time domain signal processing applications[C]Proceedings of NCHIP 2010. 2010: 14.

[8] Roberts G W, Ali-Bakhshian M. A brief introduction to time-to-digital and digital-to-time converters[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 57, 153-157(2010).

[9] Elian A F, Elfadel I M, Shabra A. A reconfigurable DLL-based digital-to-time converter using charge pump current interpolation and digital predistortion linearization[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 66, 763-767(2019).

[10] Wang Hai, Zhang Min, Liu Yan. High-resolution digital-to-time converter implemented in an FPGA chip[J]. Applied Sciences, 7, 52(2017).

[11] Pan Zhaohao, Zhang Zhengquan, Liu Qingxiang, . High-precision multi-channel pulse delay technology[J]. High Power Laser and Particle Beams, 33, 105001(2021).

[12] Xilinx Cp. 7 Series FPGAs clocking resources user guide[EBOL]. [20180730]. https:docs.xilinx.comvuenUSug472_7Series_Clocking.

[13] Yao C Y, Hsia W C, Tsai P J, et al. The vernierbased TDC employing softinjectionlocked ring oscillats[C]2012 IEEE International Instrumentation Measurement Technology Conference Proceedings. 2012: 22912294.