[1] CHEN K Y, CHEN W Y, LIU S L. A 0.31-pJ/bit 20 Gb/s DFE with 1 discrete tap and 2 IIR filters feedback in 40 nm LP CMOS ［J］. IEEE Trans Circ Syst II: Expr Bri, 2017, 64(11): 1282-1286.
[2] GARG A, CARUSONE A C, VOINIGESCU S P. A 1-tap 40 Gb/s look-ahead decision feedback equalizer in 0.18 μm SiGe BiCMOS technology ［J］. IEEE J Sol Sta Circ, 2006, 41(10): 2224-2232.
[3] SOHN Y S, BAE S J, PARK H J, et al. A 1.2 Gb/s CMOS DFE receiver with the extended sampling time window for application to the SSTL channel ［C］//Symp VLSI Circ Dig Tech Pap. Honolulu, HI, USA. 2002: 92-93.
[4] IBRAHIM S, RAZAVI B. Low power CMOS equalizer design for 20Gb/s systems ［J］. IEEE J Sol Sta Circ, 2011, 46(6): 1321-1336.
[5] SHAHRAMIAN S, DEHLAGHI B, CARUSONE A C. Edge-based adaptation for a 1 IIR+1 discrete-time tap DFE converging in 5 μs ［J］. IEEE J Sol Sta Circ, 2016, 51(12): 3192-3203.
[7] COHEN S, FAIG H, GANTZ L, et al. Robust dithering based stabilization for quantized LMS adaptation ［C］//45th Euro Conf Opt Commun. Dublin, Ireland. 2019: 1-4.
[8] WU X, HU Q S. Design of a 6.25Gb/s adaptive decision feedback equalizer in 0.18 μm CMOS technology ［C］//IEEE WARTIA. Ottawa, Canada. 2014: 1209-1212.
[10] VAMVAKOS S D, BOECKER C, GROEN E, et al. A 8.125-15.625 Gb/s SerDes using a sub-sampling ring oscillator phase-locked loop ［C］//Custom Integr Circ Conf. San Jose, CA, USA. 2014: 1-4.
[11] SINGH U, GARG A, RAGHAVAN B, et al. A 780 mW 4×28 Gb/s transceiver for 100 GbE gearbox PHY in 40 nm CMOS ［C］//IEEE ISSCC. San Francisco, CA, USA. 2014: 40-41.
