[2] ZHANG H P, LIANG Z, WANG D J, et al. Negative ESD robustness of a novel anti-ESD TGFPTD SOI LDMOS ［C］ // ICCAIE. Kuala Lumpur, Malaysia. 2011: 1-4.

[3] CHEN W Y, KER M D. New layout arrangement to improve ESD robustness of large-array high-voltage nLDMOS ［J］. IEEE Elec Dev Lett, 2010, 31(2): 159-161.

[7] LIU Z, SONG W Q, HOU F, et al. Improved LDMOS-SCR for high-voltage electrostatic discharge (ESD) protection applications ［J］. Elec Lett, 2020, 56(13): 680-682.

[8] JIN X L, WANG Y, ZHONG Z Y. Optimization of LDMOS-SCR device for ESD protection based on 0.5 μm CMOS process ［C］ // 12th EMC Compo. Hangzhou, China. 2019.

[9] FAN H, JIANG L, ZHANG B. A method to prevent strong snapback in LDNMOS for ESD protection ［J］. IEEE Trans Dev Mater Reliab, 2013, 13(1): 50-53.

[10] YE R, LIU S Y, DAI Z G, et al. ESD failure analysis and robustness improvement for multi-STI-finger LDMOS used as output device ［C］ // IEEE 30th ISPSD. Chicago, IL, USA. 2018: 339-342.