Design of fault tolerant universal shift register using reversible logic

Jie YANG; Qimei TANG; Fulong CHEN; Xuemei QI; Heping YE

doi:10.3969/j.issn.1007-5461. 2015.05.014

[1] Landauer R. Irreversibility and heat generation in the computational process［J］. IBM J. Res. and Develop., 1961, 5(2): 183-191.

[2] Bennett C H. Logical reversibility of computation［J］. IBM J. Res. Develop., 1973, 17(6): 525-532.

[3] Perkowsi M, Jozwiak L, Kerntopf P, et al. A general decomposition for reversible logic［C］. Proc. RM, Starkville., 2001: 119-138.

[4] Ren J, Semenov V K. Progress with physically and logically reversible superconducting digital circuits［J］. IEEE Trans. Appl. Supercond., 2011, 21(3): 780-786.

[5] Taraphdara C, Chattopadhyay T, Roy J. Machzehnder interferometer-based all-optical reversible logic gate［J］. Opt. Laser Technol., 2010, 42(2): 249-259.

[6] Ma X, Huang J, Metra C, et al. Detecting multiple faultsin one-dimensional arrays of reversible QCA gates［J］. J. Electron. Test., 2009, 25(1): 39-54.

[9] Haghparast M. Design and implementation of nanometric fault tolerant reversible BCD adder［J］. Aust. J. Basic and Appl. Sci., 2011, 5(10): 896-901.

[10] Khan M H A. Design of reversible synchronous sequential circuits using pseudo reed-muller expressions［J］. IEEE Trans. VLSI Syst., 2014: 22(11): 2278-2286.

[11] Al Mamum M S, Karmaker B K. Design of reversible counter［J］. Int. J. Adv. Comp. Sci. Appl., 2014, 5(10): 124-128.

[12] Mohammadi M, Eshghi M. On figures of merit in reversible and quantum logic designs［C］. Quant. Info. Proc., 2009, 8(4): 297-318.

[14] Parhami B. Fault tolerant reversible circuits［C］. Proc. ACSSC, 2006: 1726-1729.

[15] Thapliyal H, Vinod A P. Design of reversible sequential elements with feasibility of transistor implementation［C］. Proc. the 2007 IEEE Intl. Symp. on Cir.and Sys.［M］. 2007: 625-628.

[16] Biswas A K, Jamal L, Mottalib1 M A, et al. Design of a reversible parallel loading shift register［J］. Dhaka Univ. J. Eng. and Tech., 2011, 1(2): 1-5.

[17] Krishnaveni D, GeethaPriya M. A novel design of reversible universal shift register with reduced delay and quantum cost［J］. J. Comput., 2012, 4(2): 164-173.

[18] Al Mamun M S, Mandal I, Hasanuzzaman M. Design of universal shift register using reversible logic［J］. Int. J. Eng. and Tech., 2012, 2(9): 1620-1625.

[19] Qi Xuemei, Chen Fulong, et al. Novel parity-preserving designs of reversible 4-bit comparator［J］. Int. J. Theor. Phys., 2014, 53(4): 1092-1102.

[20] Fredkin E, Toffoli T. Conservative logic［J］. Int. J. Theor. Phys., 1982, 21: 219-253.