[1] AKSHAYA R, SIVA S Y. Design of an improved bandgap reference in 180 nm CMOS process technology ［C］//2nd IEEE Int Conf RTEICT. Bangalore, India. 2017: 521-524.

[3] KOUDOUNAS S, ANDREOU C M, GEORGIOU J. A novel CMOS bandgap reference circuit with improved high-order temperature compensation ［C］//Proceed IEEE ISCS. Paris, France. 2010: 4073-4076.

[9] HAMOUDA A, ARNOLD R, MANCK O, et al. 7.72 ppm/℃, ultralow power, high PSRR CMOS bandgap reference voltage ［C］//IFIP/IEEE 21st Int Conf VLSI-SoC. Istanbul, Turkey. 2013: 364-367.