[1] K. Sohn, T. Na, I. Song, Y. Shim, W. Bae, S. Kang, D. Lee, H. Jung, S. Hyun, H. Jeoung, K.-W. Lee, J.-S. Park, J. Lee, B. Lee, I. Jun, J. Park, J. Park, H. Choi, S. Kim, H. Chung, Y. Choi, D.-H. Jung, B. Kim, J.-H. Choi, S.-J. Jang, C.-W. Kim, J.-B. Lee, J. S. Choi. A 1.2  V 30  nm 3.2  Gb/s/pin 4  Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme. IEEE J. Solid-State Circuits, 48, 168-177(2013).

[2] R. Ramakrishnan. CAP and cloud data management. Computer, 45, 43-49(2012).

[3] M. E. Tolentino, J. Turner, K. W. Cameron. Memory MISER: improving main memory energy efficiency in servers. IEEE Trans. Comput., 58, 336-350(2009).

[4] . Introducing LRDIMM—a new class of memory modules.

[5] E. Prete, D. Scheideler, A. Sanders. A 100  mW 9.6  Gb/s transceiver in 90  nm CMOS for next-generation memory interfaces. IEEE International Solid-State Circuits Conference (ISSCC 2006). Digest of Technical Papers, 253-262(2006).

[6] Z. Gu, P. Gregorius, D. Kehrer, L. Neumann, E. Neuscheler, T. Rickes, H. Ruckerbauer, R. Schledz, M. Streibl, J. Zielbauer. Cascading techniques for a high-speed memory interface. IEEE International Solid-State Circuits Conference (ISSCC 2007). Digest of Technical Papers, 234-599(2007).

[7] H. Partovi, W. Walthes, L. Ravezzi, P. Lindt, S. Chokkalingam, K. Gopalakrishnan, A. Blum, O. Schumacher, C. Andreotti, M. Bruennert, B. Celli-Urbani, D. Friebe, I. Koren, M. Verbeck, U. Lange. Data recovery and retiming for the fully buffered DIMM 4.8  Gb/s serial links. IEEE International Solid-State Circuits Conference (ISSCC 2006). Digest of Technical Papers, 1314-1323(2006).

[8] W.-Y. Shin, G.-M. Hong, H. Lee, J.-D. Han, K.-S. Park, D.-H. Lim, S. Kim, D. Shim, J.-H. Chun, D.-K. Jeong, S. Kim. 4-Slot, 8-drop impedance-matched bidirectional multidrop DQ bus with a 4.8  Gb/s memory controller transceiver. IEEE Trans Compon, Packag Manuf Technol, Part A, 3, 858-869(2013).

[9] H. Fredriksson, C. Svensson. Improvement potential and equalization example for multidrop DRAM memory buses. IEEE Trans. Adv. Packag., 32, 675-682(2009).

[10] D. A. B. Miller. Rationale and challenges for optical interconnects to electronic chips. Proc. IEEE, 88, 728-749(2000).

[11] M. Streshinsky, R. Ding, Y. Liu, A. Novack, C. Galland, A. E.-J. Lim, P. G.-Q. Lo, T. Baehr-Jones, M. Hochberg. The road to affordable, large-scale silicon photonics. Opt. Photon. News, 24, 32-39(2013).

[12] A. Liu, L. Liao, D. Rubin, H. Nguyen, B. Ciftcioglu, Y. Chetrit, N. Izhaky, M. Paniccia. High-speed optical modulation based on carrier depletion in a silicon waveguide. Opt Express, 15, 660-668(2007).

[13] S. Assefa, F. Xia, Y. A. Vlasov. Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects. Nature, 464, 80-84(2010).

[14] MTI Corporation.

[15] University Wafer.

[16] L. Liao, D. Lim, A. Agarwal, X. Duan, K. Lee, L. Kimerling. Optical transmission losses in polycrystalline silicon strip waveguides: effects of waveguide dimensions, thermal treatment, hydrogen passivation, and wavelength. J. Electron. Mater., 29, 1380-1386(2000).

[17] C. W. Holzwarth, J. S. Orcutt, H. Li, M. A. Popovic, V. Stojanovic, J. L. Hoyt, R. J. Ram, H. I. Smith. Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes. Conference on Lasers and Electro-Optics/Quantum Electronics and Laser Science Conference and Photonic Applications Systems Technologies, CThKK5(2008).

[18] H.-C. Ji, K. H. Ha, K. W. Na, S. G. Kim, I. S. Joe, D. J. Shin, K.-H. Lee, S. D. Suh, J. K. Bok, Y. S. You, Y. W. Hyung, S. S. Kim, Y. D. Park, C. H. Chung. Bulk silicon photonic wire for one-chip integrated optical interconnection. 7th IEEE International Conference on Group IV Photonics (GFP), 96-98(2010).

[19] J. S. Custer, A. Polman, H. M. van Pinxteren. Erbium in crystal silicon: segregation and trapping during solid phase epitaxy of amorphous silicon. J. Appl. Phys., 75, 2809-2817(1994).

[20] D. J. Shin, K. S. Cho, H. C. Ji, B. S. Lee, S. G. Kim, J. K. Bok, S. H. Choi, Y. H. Shin, J. H. Kim, S. Y. Lee, K. Y. Cho, B. J. Kuh, J. H. Shin, J. S. Lim, J. M. Kim, H. M. Choi, K. H. Ha, Y. D. Park, C. H. Chung. Integration of Si photonics into DRAM process. Optical Fiber Communication Conference/National Fiber Optic Engineers Conference, OTu2C.4(2013).

[21] H.-C. Ji, K. H. Ha, I. S. Joe, S. G. Kim, K. W. Na, D. J. Shin, S. D. Suh, Y. D. Park, C. H. Chung. Optical interface platform for DRAM integration. Optical Fiber Communication Conference and Exposition, and the National Fiber Optic Engineers Conference (OFC/NFOEC), 1-3(2011).

[22] J. S. Im, H.-J. Kim, M. O. Thompson. Phase transformation mechanisms involved in excimer laser crystallization of amorphous silicon films. Appl. Phys. Lett., 63, 1969-1971(1993).

[23] J. Shin, B. Kuh, J. Lim, B. Kim, E. Lee, D. Shin, K. Cho, B. Lee, K. Ha, H. Choi, G.-H. Choi, H. Kang, E. Jung. Epitaxial growth technology for optical interconnect based on bulk-Si platform. IEEE 10th International Conference on Group IV Photonics (GFP), 3-4(2013).

[24] D. J. Shin, K.-H. Lee, H.-C. Ji, K. W. Na, S. G. Kim, J. K. Bok, Y. S. You, S. S. Kim, I. S. Joe, S. D. Suh, J. Pyo, Y. H. Shin, K. H. Ha, Y. D. Park, C. H. Chung. Mach–Zehnder silicon modulator on bulk silicon substrate: toward DRAM optical interface. 7th IEEE International Conference on Group IV Photonics (GFP), 210-212(2010).

[25] K. Lee, D. J. Shin, H. Ji, K. W. Na, S. G. Kim, J. K. Bok, Y. S. You, S. S. Kim, I. S. Joe, S. D. Suh, J. H. Pyo, Y. H. Shin, K. H. Ha, Y. D. Park, C. H. Chung. 10  Gb/s silicon modulator based on bulk-silicon platform for DRAM optical interface. Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC), 1-3(2011).

[26] K. Ha, D. Shin, H. Byun, K. Cho, K. Na, H. Ji, J. Pyo, S. Hong, K. Lee, B. Lee, Y. Shin, J. Kim, S. Kim, I. Joe, S. Suh, S. Choi, S. Han, Y. Park, H. Choi, B. Kuh, K. Kim, J. Choi, S. Park, H. Kim, K. Kim, J. Choi, H. Lee, S. Yang, S. Park, M. Lee, M. Cho, S. Kim, T. Jeong, S. Hyun, C. Cho, J. Kim, H. Yoon, J. Nam, H. Kwon, H. Lee, J. Choi, S. Jang, J. Choi, C. Chung. Si-based optical I/O for optical memory interface. Proc. SPIE, 8267, 82670F(2012).

[27] H.-C. Ji, K. Cho, B. Lee, K. Cho, S. Choi, J. Kim, Y. Shin, S.-G. Kim, S. Lee, H. Byun, S. Parmar, A. Nejadmalayeri, D. Kim, J. Bok, Y. Park, D. Shin, I.-S. Joe, B. Kuh, B. Kim, K. Kim, H. Choi, K. Ha. Box-less waveguide Ge PD for bulk-Si based silicon photonic platform. Optical Fiber Communication Conference/National Fiber Optic Engineers Conference.

[28] B. S. Lee, K. S. Cho, Y. H. Shin, J. H. Kim, J. K. Bok, S. G. Kim, D. J. Shin, S. Y. Lee, S. H. Choi, H. C. Ji, K. Y. Cho, H. I. Byun, I. S. Joe, B. J. Kuh, A. Nejadmalayeri, P. Sunil, J. H. Shin, J. S. Lim, B. S. Kim, H. M. Choi, K. H. Ha, G. T. Jeong, G. Y. Jin, E. S. Jung. Integration of photonic circuits with electronics on bulk-Si platform. IEEE 10th International Conference on Group IV Photonics (GFP), 1-2(2013).

[29] J. Pyo, D. J. Shin, K. Lee, H. Ji, K. W. Na, K. S. Cho, S. G. Kim, I. S. Joe, S. D. Suh, Y. H. Shin, Y. Choi, S. Y. Hong, H. I. Byun, B. S. Lee, K. H. Ha, Y. D. Park, C. H. Chung. 10  Gb/s, 1 × 4 optical link for DRAM interconnect. 8th IEEE International Conference on Group IV Photonics (GFP), 368-370(2011).

[30] H. Byun, I. Joe, S. Kim, K. Lee, S. Hong, H. Ji, J. Pyo, K. Cho, S. Kim, S. Suh, Y. Shin, S. Choi, J. Kim, S. Han, B. Lee, K. Na, D. Shin, K. Ha, Y. Park, K. Kim, J. Choi, T. Jeong, S. Hyun, J. Kim, H. Yoon, J. Nam, H. Kwon, H. Lee, J.-H. Choi, J. Choi, C. Chung. FPGA-based DDR3 DRAM interface using bulk-Si optical interconnects. IEEE 10th International Conference on Group IV Photonics (GFP), 5-6(2013).

[31] S. Palermo, A. Emami-Neyestanak, M. Horowitz. A 90  nm CMOS 16  Gb/s transceiver for optical interconnects. IEEE J. Solid-State Circuits, 43, 1235-1246(2008).

[32] R. Forster. Manchester encoding: opposing definitions resolved. Eng. Sci. Educ. J., 9, 278-280(2000).