[1] HUANG W, GAO J, YE P, et al. General analysis of resolution enhancement on time-synchronized sampling and its multi-resolution solution in 20GSPS acquisition system ［J］. IEEE Access, 2019, 7: 81321-81332.
[2] KULEJ T. 04-V bulk-driven operational amplifier with improved input stage ［J］. Circuits Syst Signal Process, 2014, 34(4): 1167-1185.
[3] JAYACHANDRAN R, SUBRAMANIAM P C, DHANARAJ K J. A novel tunable gain CMOS buffer amplifier for large resistive loads ［J］. Integration, 2021, 77: 1-12.
[4] SOLOMON J E. The monolithic op amp: a tutorial study ［J］. IEEE Journal of Solid-State Circuits, 1974, 9(6): 314-32.
[8] TSAI CH, WANG J H, CHANG CT, et al. High-speed rail-to-rail output buffer amplifier with dynamic-bias circuit ［J］. Electronics Letters, 2009, 45(24) : 1199-1200.
[10] CENTURELLI F, MONSURRP, SCOTTI G, et al. An improved reversed miller compensation technique for three-stage CMOS OTAs with double pole-zero cancellation and almost single-pole frequency response ［J］. Int J Circuit Theor Appl, 2020, 48(11): 1990-2005.
