Study of Electronic Transport Characteristic and Electric Field Enhancement Effect of Wafer-bonded Si/Si p-n Junction

Qiang PENG; Sheng-quan HE; Liang-bin REN; Xing-lian LI; Shao-ying KE

doi:10.3788/gzxb20204910.1025002

[1] H K SAHOO, K T ANSBAE, L OTTAVIANO. Tunable MEMS VCSEL on silicon substrate. IEEE Journal of Selected Topics in Quantum Electronics, 25, 1-7(2019).

[2] H TAKAGI, Y KURASHIMA, A TAKAMIZAWA. Surface activated room-temperature bonding in Ar gas ambient for MEMS encapsulation. Japanese Journal of Applied Physics, 2, 02(57).

[3] S Y KE, Y J YE, J Y WU. Interface characteristics of different bonded structures fabricated by low-temperature a-Ge wafer bonding and the application of wafer-bonded Ge/Si photoelectric device. Journal of Materials Science, 54, 2406-2416(2019).

[4] W W SHEN, Y M LIN, S C CHEN. 3-D stacked technology of dram-logic controller using through-Silicon via （TSV）, 6, 396-402(2018).

[5] B C JIANG, Y CHEN, A FANG. Surface stress evolution in through silicon via wafer during a backside thinning process. IEEE Transactions on Semiconductor Manufacturing, 32, 589-595(2019).

[6] T KIRIHATA, J GOLZ, M WORDEMAN. Three-dimensional dynamic random access memories using through-silicon-vias. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 6, 373-384(2016).

[7] M BRUEL, B ASPAR, A AUBERTONHERVE. Smart-cut： a new silicon on insulator material technology based on hydrogen implantation and wafer bonding. Japanese Journal of Applied Physics, 36, 1636-1641(1997).

[8] S W GUO, H ERIKSEN, K CHILDRESS. High temperature smart-cut SOI pressure sensor. Sensors and Actuators A, 154, 255-260(2009).

[9] A J AUBERTONHERVE, T BARGE, F METRAL. Smart-Cut®： the basic fabrication process for unibond® soi wafers, 446, 177(1996).

[10] M SHIMBO, K FURUKAWA, K FUKUDA. Silicon-to-silicon direct bonding method. Journal of Applied Physics, 60, 2987-2989(1986).

[11] E TOYODA, A SAKAI, H ISOGAI. Mechanical properties and chemical reactions at the directly bonded SiSi Interface. Japanese Journal of Applied Physics, 48, 011202(2009).

[12] T PLACH, K HINGERL, S TOLLABIMAZRAEHNO. Mechanisms for room temperature direct wafer bonding. Journal of Applied Physics, 113, 094905(2013).

[13] M M R HOWLADER, F F ZHANG, M J KIM. Annealing temperature-dependent interfacial behavior of sequentially plasma-activated silicon bonded wafers. Journal of Microelectromechanical Systems, 20, 17-20(2011).

[14] Y JEON, H HAN, C CHOI. Thin Si wafer substrate bonding and de-bonding below 250° C for the monolithic 3D integration. Sensors and Actuators A： Physical, 281, 222-228(2018).

[15] M SAKATA, T OYAKE, J MAIRE. Thermal conductance of silicon interfaces directly bonded by room-temperature surface activation. Applied Physics Letters, 106, 081603(2015).

[16] K WANG, K RUAN, W B HU. Room temperature bonding of Si and Si wafers by using Mo/Au nano-adhesion layers. Microelectronic Engineering, 215, 111018(2019).

[17] S Y KE, D K LI, S Y CHEN. A review： wafer bonding of Si-based semiconductors. Journal of Physics D： Applied Physics, 53, 323001(2020).

[18] G L LIAO, X K ZHANG, X H LIN. Ultraviolet exposure enhanced silicon direct bonding. Frontiers of Mechanical Engineering in China, 5, 87-92(2010).

[19] L VIVIEN, A POLZER, J OSMOND. Zero-bias 40Gbit/s germanium waveguide photodetector on silicon. Optics Express, 20, 1096-1101(2012).

[20] N DUAN, T Y LIOW. 310GHz gain-bandwidth product Ge/Si avalanche photodetector by selective epitaxial growth, 1-3(2012).

[21] C LI, C XUE, X GUO, Z LIU. Research of high performance Ge/Si avalanche photodiodes for single-photon detection, 1-3(2014).

[22] C L XUE, H Y XUE, B W CHENG. Si/Ge separated absorption charge multiplication avalanche photodetector with low dark current, 178-180(2009).

[23] P J PRICE, J M RADCLIFFE. Esaki tunneling. IBM Journal of Research and Development, 3, 364-371(1959).

[24] A M KIEFER, D M PASKIEWICZ, A M CLAUSEN. Si/Ge junctions formed by nanomembrane bonding. ACS Nano, 5, 1179-1189(2011).