A Four-Channel 16 bit 250 MS/s A/D Converter

CHEN Xi; FU Dongbing; LIU Lu; LI Fei

doi:10.13911/j.cnki.1004-3365.zjea003

[3] SHEN Y, LIU S B, ZHU Z M. A 10-b 50-MS/s two-stage pipelined SAR ADC in 180 nm CMOS ［J］. J Semicond, 2016, 37(6): 140-144.

[4] CHANG D Y. Design techniques for pipelined ADC without using a front-end sample-and-hold amplifier ［J］. IEEE Trans Circ Syst I: Reg Pap, 2004, 51(11): 2123-2132.

[5] SINGER L, HO S, TIMKO M, et al. A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz ［C］// IEEE ISSCC. 2000: 38-39.

[6] ABO A M, GRAY P R. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter ［J］. IEEE J Sol Sta Circ, 1999, 34(5): 599-606.

[7] BULT K, GEELEN G. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain ［J］. IEEE J Sol Sta Circ, 1990, 25(6): 1379-1384.

[8] DAS M, HELLUMS J. Improved design criteria of gain-boosted CMOS OTA with high speed optimization ［J］. IEEE Trans Circ & Syst II: Anal Dig Signal Process, 2002, 49(3): 204-207.

[9] CHUANG S Y,SCULLEY T L. A digitally self-calibrating 14 bit 10 MHz CMOS pipelined A/D converter ［J］.IEEE J Sol Sta Circ, 2002, 37( 6): 674- 683.

[11] DEVARAJAN S, SINGER L, KELLY D, et al. A 16 bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS pipeline ADC ［J］. IEEE J Sol Sta Circ, 2009, 44(12): 3305-3313.