Design of a High-Performance Residue Amplifier for Pipelined-SAR ADC Based on gm/Id Methodology

RAO Chenguang; XIAO Rui; SANG Qinghua; DENG Honghui

doi:10.13911/j.cnki.1004-3365.200139

[1] SILVEIRA F, FLANDRE D, JESPERS P G A. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA ［J］. IEEE J Sol Sta Circ, 1996, 31(9): 1314-1319.

[3] SABRY M N, OMRAN H, DESSOUKY M. Systematic design and optimization of operational transconductance amplifier using gm/ID design methodology ［J］. Microelec J, 2018, 75(5): 87-96.

[4] KONISHI T, INAZU K, LEE J G, et al. Design optimization of high-speed and low-power operational transconductance amplifier using gm/ID lookup table methodology ［J］. IEICE Trans Elec, 2011, 94(3): 334-345.

[5] JESPERS P G A, MURMANN B. Systematic design of analog CMOS circuits-using pre-computed lookup tables ［M］. Cambridge, UK: Cambridge Univ. Press, 2017.

[6] ZHU Y, CHAN C H, SIN S W, et al. A 50-fJ 10-b 160-MS/s pipelined-SAR ADC decoupled flip-around MDAC and self-embedded offset cancellation ［J］. IEEE J Sol Sta Circ, 2012, 47(11): 2614-2626.

[7] WU J, LI F, LI W, et al. A 14-bit 200-MS/s low-power pipelined flash-SAR ADC ［C］ // IEEE 58th Int MWSCAS. Fort Collins, CO, USA. 2015: 1-4.

[8] WU C, YUAN J. A 12-bit, 300-MS/s single-channel pipelined-SAR ADC with an open-loop MDAC ［J］. IEEE J Sol Sta Circ, 2019, 54(5): 1446-1454.

[9] YAO H, ZHU Z, WANG Y, et al. SMDAC design with nested gain boosted opamp for a 14-bit 200-MS/s pipelined ADC ［C］ // 11th Conf PRIME. Glasgow, UK. 2015: 361-364.

[10] LEE B G, MIN B M, MANGANARO G, et al. A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC ［J］. IEEE J Sol Sta Circ, 2008, 43(12): 2613-2619.