Design of a 56 Gbit/s PAM4 CMOS Optical Receiver Front-End

ZHANG Yu; ZHANG Changchun; YAO Junjie; YUAN Feng

doi:10.13911/j.cnki.1004-3365.210291

[1] SAEEDI S, EMAMI A. A 25 Gb/s 170 μW/Gb/s optical receiver in 28 nm CMOS for chip-to-chip optical communication ［C］ // IEEE Symp RFIC. Tampa, FL, USA. 2014: 283-286.

[4] SHI Y, LI D, GAO S, et al. A 112 Gb/s low-noise PAM4 linear optical receiver in 28 nm CMOS ［C］ // Int Conf EDSSC. Xi’an, China. 2019: 1-3.

[5] XIE Y, LI D, LIU Y Q, et al. Low-noise high-linearity 56 Gb/s PAM-4 optical receiver in 45 nm SOI CMOS ［C］ // ISCAS. Florence, Italy. 2018: 1-4.

[7] LI M, CHEN Y, HU J, et al. A low noise 28 Gbaud/s linear PAM4 receiver front-end for optical communication applications in 0.13 μm BiCMOS technology ［J］. J Phys: Conf Series, 2021, 1815(1): 012030.

[8] FU K L, LIU S L. A 64-Gb/s PAM-4 optical receiver with amplitude/phase correction and threshold voltage/data level calibration ［J］. IEEE Trans VLSI Syst, 2020, 28(7): 1726-1735.

[9] YU K Z, LI C, HUANG T C, et al. 56 Gb/s PAM-4 optical receiver frontend in an advanced FinFET process ［C］ // IEEE 58th Int MWSCAS. Fort Collins, CO, USA, 2015: 1-4.

[10] LEE J, CHIANG P C, PENG P J, et al. Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies ［J］. IEEE J Sol Sta Circ, 2015, 50(9): 2061-2073.

[11] YAO T, LI D, XIE Y, et al. A low-noise 56 Gbps PAM-4 linear optical receiver in 40 nm CMOS ［C］ // 14th IEEE ICSICT. Qingdao, China. 2018: 1-3.

[12] FU K L, LIU S L. A 56 Gbps PAM-4 optical receiver front-end ［C］ // IEEE A-SSCC. Seoul, Korea. 2017: 77-80.