Minimization design of guard ring size of p-well/DNW single photon avalanche diode

YANG Hong-Jiao; JIN Xiang-Liang

doi:10.11972/j.issn.1001-9014.2018.05.004

[1] Bronzi D, Villa F, Tisa S, et al. SPAD figures of merit for photon-counting, photon-timing, and imaging applications: a review ［J］. IEEE Sensors Journal, 2016, 16(1): 3-12.

[2] Stoppa D, Pancheri L, Scandiuzzo M, et al. A single-photon-avalanche-diode 3D imager ［C］. In Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005, 2005: 487-490.

[3] Betta G F D, Pancheri L, Stoppa D. High-sensitivity photodetectors in CMOS technology for 3-D imaging ［C］. In LEOS 2008-21st Annual Meeting of the IEEE Lasers and Electro-Optics Society, 2008: 354-355.

[4] Bronzi D, Villa F, Tisa S, et al. 100 000 frames/s 64×32 single-photon detector array for 2-D imaging and 3-D ranging ［J］. IEEE Journal of Selected Topics in Quantum Electronics, 2014, 20(6): 354-363.

[5] Perenzoni M, Perenzoni D, Stoppa D. A 64×64-pixels digital silicon photomultiplier direct TOF sensor with 100 M photons/s/pixel background rejection and imaging/altimeter mode with 0.14% precision up to 6 km for spacecraft navigation and landing ［J］. IEEE Journal of Solid-State Circuits, 2017, 52(1): 151-160.

[6] Rochas A. Single photon avalanche diodes in CMOS technology ［D］. Lausanne, EPFL, 2003.

[7] Niclass C, Gersbach M, Henderson R, et al. A single photon avalanche diode implemented in 130-nm CMOS technology ［J］. IEEE Journal of Selected Topics in Quantum Electronics, 2007, 13(4): 863-869.

[8] Faramarzpour N, Deen M J, Shirani S, et al. Fully integrated single photon avalanche diode detector in standard CMOS 0.18-μm technology ［J］. IEEE Transactions on Electron Devices, 2008, 55(3): 760-767.

[9] Malass I, Uhring W, Normand J P L, et al. A single photon avalanche detector in a 180 nm standard CMOS technology ［C］. In 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), 2015: 1-4.

[11] Habib M H U, Mcfarlane N. A tunable dynamic range digital single photon avalanche diode ［J］. IEEE Electron Device Letters, 2017, 38(1):60-63.

[12] Yang H, Yue X, Ping X. A high-fill-factor SPAD array cell with a shared deep N-well ［C］. In 2016 China Semiconductor Technology International Conference (CSTIC), 2016: 1-3.

[13] Karami M A, Gersbach M, Yoon H J, et al. A new single-photon avalanche diode in 90 nm standard CMOS technology ［J］. Optics Express, 2010, 18(21): 22158.

[14] Finkelstein H, Hsu M J, Esener S C. STI-bounded single-photon avalanche diode in a deep-submicrometer CMOS technology ［J］. IEEE Electron Device Letters, 2006, 27(11): 887-889.

[15] Gersbach M, Niclass C, Charbon E, et al. A single photon detector implemented in a 130 nm CMOS imaging process ［C］. In ESSDERC 2008-38th European Solid-State Device Research Conference, 2008: 270-273.

[16] Richardson J A, Grant L A, Henderson R K. Low dark count single-photon avalanche diode structure compatible with standard nanometer scale CMOS technology ［J］. IEEE Photonics Technology Letters, 2009, 21(14): 1020-1022.

[17] Richardson J A, Grant L A, Webster E A G, et al. A 2 μm diameter, 9 Hz dark count, single photon avalanche diode in 130 nm CMOS technology ［C］. In 2010 Proceeding of the European Solid State Device Research Conference, 2010: 257-260.