• Microelectronics
  • Vol. 51, Issue 5, 613 (2021)
LIU Kai1、2, ZHANG Ying1、2, MA Qian1、2, and HUANG Changhua1、2
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less
    DOI: 10.13911/j.cnki.1004-3365.200609 Cite this Article
    LIU Kai, ZHANG Ying, MA Qian, HUANG Changhua. A Self-Adaption SAR ADC for Biomedical Signals[J]. Microelectronics, 2021, 51(5): 613 Copy Citation Text show less
    References

    [1] ZHU Y, CHAN C H, CHIO U F, et al. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS [J]. IEEE J Sol Sta Circ, 2010, 45(6): 1111-1121.

    [2] XIE L B, WEN G J, LIU J X, et al. Energy-efficient hybrid capacitor switching scheme for SAR ADC [J]. Elec Lett, 2014, 50(1): 22-23.

    [3] YUAN C, LAM Y. Low-energy and area-efficient tri-level switching scheme for SAR ADC [J]. Elec Lett, 2012, 48(9): 482-483.

    [4] GHANAVATI B, ABIRI E, SALEHI M R, et al. LSB split capacitor SAR ADC with 99.2% switching energy reduction [J]. Analog Integr Circ Signal Process, 2017, 93(2): 375-382.

    [5] ELZAKKER M V, TUIJL E V, GERAEDTS P, et al. A 10 bit charge-redistribution ADC consuming 1.9μW at 1 MS/s [J]. IEEE J Sol Sta Circ, 2010, 45(5): 1007-1015.

    [6] HARPE P J A, ZHOU C, BI Y, et al. A 26 μW 8 bit 10 MS/s asynchronous SAR ADC for low energy radios [J]. IEEE J Sol Sta Circ, 2011, 46(7): 1585-1595.

    [7] AGNES A, BONIZZONI E, MALCOVATI P, et al. A 9.4-ENOB 1 V 3.8 μW 100 kS/s SAR ADC with time-domain comparator [C]//IEEE ISSCC. San Francisco, CA, USA. 2008: 246-248.

    [8] LIU C C, KUO C H, LIN Y Z. A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS [J]. IEEE J Sol Sta Circ, 2015, 50(11): 2645-2654.

    [9] LIU C C, CHANG S J, HUANG G Y, et al. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure [J]. IEEE J Sol Sta Circ, 2010, 45(4): 731-740.

    [10] ZHANG D, BHIDE A, ALVANDPOUR A. A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-μm CMOS for medical implant devices [J]. IEEE J Sol Sta Circ, 2012, 47(7): 1585-1593.

    [11] HOU Y T, YOUSEF K, ATEF M, et al. A 1-to-1-kHz, 4.2-to-544-nW, multi-level comparator based level-crossing ADC for IoT applications [J]. IEEE Trans Circ Syst II: Expr Brie, 2018, 65(10): 1390- 1394.

    [12] MAO W, LI Y F, HENG C H, et al. A low power 12-bit 1-kS/s SAR ADC for biomedical signal processing [J]. IEEE Trans Circ Syst I: Reg Pap, 2019, 66(2): 477-488.

    [13] TONG X Y, SONG M D, CHEN Y W, et al. A 10-bit 120 kS/s SAR ADC without reset energy for biomedical electronics [J]. Circ Syst Signal Process, 2019, 38(12): 5411-5425.

    [14] YUAN C, LAM Y. A 281-nW 43.3 fJ/conversion-step 8-ENOB 25-kS/s asynchronous SAR ADC in 65 nm CMOS for biomedical applications [C]//IEEE ISCAS. Beijing, China. 2013: 622-625.

    [15] HUANG G Y, CHANG S J, LIU C C, et al. A 1-μW 10-bit 200-kS/s SAR ADC with a bypass window for biomedical applications [J]. IEEE J Sol Sta Circ, 2012, 47(11): 2783-2795.

    CLP Journals

    [1] LI Xiao, LI Xiaoran, ZHANG Hao, YANG Jiaheng, ZHANG Lei. Design of a 10-bit High Speed Pipeline-SAR Hybrid ADC[J]. Microelectronics, 2022, 52(4): 603

    LIU Kai, ZHANG Ying, MA Qian, HUANG Changhua. A Self-Adaption SAR ADC for Biomedical Signals[J]. Microelectronics, 2021, 51(5): 613
    Download Citation