A CMFB Loop Stability Enhancement Circuit Based on Feedforward Path gmf

TANG Xiaoke; HU Yi; HOU Jiali; DENG Heng; MENG Hao; WANG Huaiyu; LI Jing

doi:10.13911/j.cnki.1004-3365.210360

[1] RAZAVI B. Design of analog CMOS integrated circuits ［M］. New York： McGraw Hill， 2001.

[2] LEUNG K N, MOK P K T. Analysis of multistage amplifier-frequency compensation ［J］. IEEE Trans Circ & Syst I: Fundam Theo & Appl, 2001, 48(9): 1041-1056.

[3] MITA R, PALUMBO G, PENNISI S. Design guidelines for reversed nested Miller compensation in three-stage amplifiers ［J］. IEEE Trans Circ & Syst II: Ana & Dig Signal Process, 2003, 50(5): 227-233.

[4] SAXENA V, BAKER R J. Indirect compensation techniques for three-stage fully-differential op-amps ［C］// 53rd IEEE IMSCS. Seattle, WA, USA. 2010: 588-591.

[5] LEUNG K N, MOK P K T, KI W H. Right-half-plane zero removal technique for low-voltage low-power nested Miller compensation CMOS amplifier ［C］// IEEE ICECS. Paphos, Cyprus. 1999: 599-602.

[7] BIABANIFARD S, LARGANI S M, AKBARI M, et al. High performance reversed nested Miller frequency compensation ［J］. Ana Integr Circ & Signal Process, 2015, 85(1): 223-233.

[8] USMAN M, HASEEB M, CHAUDHRY S M. Design of a three stage operational transconductance amplifier in 90 nm CMOS ［C］// 12th Int Conf MACS. Karachi, Pakistan. 2018: 1-5.

[9] SINGH K R, GUPTA A. A hardware optimized low power RNM compensated three stage operational amplifier with embedded capacitance multiplier compensation ［C］// Int Conf VLSI-SATA. Bengaluru, India. 2016: 1-6.

[11] GRAY P R, HURST P J, LEWIS S H, et al. Analysis and design of analog integrated circuits ［M］. John Wiley & Sons, 2009: 804-823.

[12] CHOKSI O, CARLEY L R. Analysis of switched-capacitor common-mode feedback circuit ［J］. IEEE Trans Circ & Syst II: Ana & Dig Signal Process, 2003, 50(12): 906-917.

[13] CARUSONE T C, JOHNS D A, MARTIN K, et al. Analog integrated circuit design ［M］. 2nd Ed. John Wiley & Sons, 2011: 288-292.

[14] BANU M, KHOURY J M. Fully differential operational amplifiers with accurate output balancing ［J］. IEEE J Sol Sta Circ, 1988, 23(6): 1410-1414.

[15] SANSEN W M. Analog design essentials ［M］. Boston: Springer Science & Business Media, 2007: 239-261.

[16] BAKER R J. CMOS: circuit design, layout, and simulation ［M］. 3rd Ed. Wiley-IEEE Press, 2010: 867-875.

[17] GUPTA A K, DHANASEKARAN V, SOUNDARAPANDIAN K, et al. Multipath common-mode feedback scheme suitable for high-frequency two-stage amplifiers ［J］. Elec Lett, 2006, 42(9): 499-500.