[3] DEVEUGELE J, STEYAERT M S J. A 10-bit 250 MS/s binary-weighted current-steering DAC ［J］. IEEE J Sol Sta Circ, 2006, 41(2): 320-329.

[6] LEI W, FUKATSU Y, WATANABE K. A CMOS R-2R ladder digital-to-analog converter and its characterization ［C］// IEEE IMTC. Budapest, Hungary. 2001: 1026-1031.

[7] NOORWALI A A, DOOST A S, HUYNH A, et al. A 16-bit 4 MSPS DAC for lock-in amplifier in 65 nm CMOS ［C］// IEEE 13th ICNSC. Mexico City, Mexico. 2016: 1-5.