[3] HU H T, YOUSEFZADEH V, MAKSIMOVIC D. Nonlinear control for improved dynamic response of digitally controlled DC-DC converters [C] // IEEE Power Elec Spec Conf. Jeju, Korea. 2006: 1-7.
[4] LIANG J, DONG W, MEYER E, et al. A novel digital capacitor charge balance control algorithm with a practical extreme voltage detector [C] // ECCE. Atlanta, GA, USA. 2010: 514-521.
[7] CHAO C C, HUANG C H, TSENG S C. A fast transient response voltage mode buck converter with an adaptive ramp generator [C] // ISEEE. Sapporo, Japan. 2014: 1705-1708.
[8] KANG J G, PARK J, JEONG M G, et al. A time-domain-controlled current-mode buck converter with wide output voltage range [J]. IEEE J Sol Sta Circ, 2019, 54(3): 865-873.
[9] ZHAN C C, KI W H. Loop bandwidth extension technique for PWM voltage mode DC-DC switching converters [C] // IEEE ASSCC. Taipei, China. 2009: 325-328.
[10] PENG X X, LI C G. Design-oriented fast response voltage mode buck converter with adaptive ramp control [J]. J Power Elec, 2020, 20(11): 1273-1282.
[11] SESHAGIRI S, BLOCK E, LARREA I, et al. Optimal PID design for voltage mode control of DC-DC buck converters [C] // Indian Control Conf. Hyderabad, Indian. 2016: 99-104.