[1] YU W J, WANG X R. Advanced field-solver techniques for RC extraction of integrated circuits ［M］. Berlin: Springer Press, 2014: 5-34.

[2] SUMANT P S, CANGELLARIS A C. Algebraic multigrid Laplace solver for the extraction of capacitances of conductors in multilayer dielectrics ［J］. International Journal of Numerical Modelling - Electronic Networks Devices & Fields, 2010, 20(5): 253-269.

[4] ZHAI K Y, YU W J. The 2-D boundary element techniques for capacitance extraction of nanometer VLSI interconnects ［J］. International Journal of Numerical Modelling-Electronic Networks Devices & Fields, 2014, 27(4): 656-668.

[5] LIANG W J, YU W J. A 2-D capacitance solver with finite difference method ［C］ // 2020 China Semiconductor Technology International Conference (CSTIC). 2020: 1-3.

[10] SONG M Y, YANG M, YU W J. Floating random walk based capacitance solver for VLSI structures with non-stratified dielectrics ［C］ // Proceedings of Design Automation & Test in Europe Conference & Exhibition. Los Alamitos, CA, USA. 2020: 1133-1138.