[1] POOVENDRAN R, SUMATHI S. An area-efficient FPGA implementation of network-on-chip (NoC) router architecture for optimized multicore-SoC communication ［J］. Sensor Lett, 2018, 16(7): 552-560.

[2] FREITAS H C, SANTOS T G S, NAVAUX P O A. Design of programmable NoC router architecture on FPGA for multi-cluster NoCs ［J］. Elec Lett, 2008, 44(16): 969-971.

[4] ALI A. Efficient dynamic memory management for multiprocessor cyber-physical systems ［J］. Int J Cyber Phys Syst, 2019, 1(1): 35-44.

[7] MARIA S, ANDRE R, MARC S. Two iterative metaheuristic approaches to dynamic memory allocation for embedded systems ［C］ ∥ Europ Conf Evolution Comput Combina Optim-ization. Torino, Italy, 2011: 250-261.

[12] MAI T, YAO H, JING Y, et al. Self-learning congestion control of MPTCP in satellites communications ［C］ ∥ IEEE 15th Int Wireless Commun & Mobile Comput Conf. Piscataway，Morocco. 2019: 775-780.