[1] Hsieh C,Wu C,Jih F,et al.Focal-plane-arrays and CMOS readout techniques of infrared imaging systems [ J ].IEEE Trans.Circuits and Systems for Video Technology,1997,7(4):594-605.
[2] Hisamoto D,Lee W C,Kedzierski J,et al.FinFET-a selfaligned double-gate MOSFET scalable to 20 nm [J].IEEE Trans.Elec.Dev.,2000,47(12):2320-2325.
[3] Huang X,Lee W C,Kuo C,et al.Sub-50 nm P-channel FinFET [ J ].IEEE Trans Elec.Dev.,2001,48(5):880-886.
[4] Svizhenko A,Anantram MP,Govindanet TR,et al.Two dimensional quantum mechanical modeling of nanotransistors [ J].J.Appl.Phys.,2002,91(4):2343-2354.
[5] Choi Y K,King T J,Hu C.Nanoscale CMOS spacer Fin-FET for the terabit era [ J ].IEEE Trans.Elec.Dev.,2002,23(1):25-7.
[6] Pei G,Kedzierski J,Oldiges P,et al.FinFET design considerations based on 3-D simulation and analytical modeling [J].IEEE Trans.Electron Devices,2002,49(8):1411-1419.
[7] Kedzierski J,Meikei Ieong,Edward Nowak,et al.Extension and source/drain design for high-performance FinFET devices [ J ].IEEE Trans.Elec.Dev.,2003,50 (4):952-958.
[8] Simon Li.Apsys User 's Manual [ M ].Canada:Crosslight Software Inc.Press,2004,153-155.