[1] RAZAVI B.Design considerations for interleaved ADCs [J]. IEEE J Sol Sta Circ, 2013, 48(8): 1806-1817.
[2] NAM J W, HASSANPOURGHADI M, ZHANG A, et al. A 12-bit 16, 32, and 64 GS/s 4-b/cycle time-interleaved SAR ADC with dual reference shifting and interpolation [J]. IEEE J Sol Sta Circ, 2018, 53(6): 1765-1779.
[7] JAMAL S M, FU D, SINGH M P, et al. Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter [J]. IEEE Trans Circ Syst I: Regul Pap, 2004, 51(1): 130-139.
[9] MATSUNO J, YAMAJI T, FURUTA M, et al. All-digital background calibration technique for time-interleaved ADC using pseudo aliasing signal [J]. IEEE Trans Circ Syst I: Regul Pap, 2013, 60(5): 1113-1121.
[10] TA V T, THI Y H, DUC H L, et al. Fully digital background calibration technique for channel mismatches in TIADCs [C] // 5th NICS. Ho Chi Minh City, Vietnam. 2018: 270-275.
[11] QIU Y, LIU Y J, ZHOU J, et al. All-digital blind background calibration technique for any channel time-interleaved ADC [J]. IEEE Trans Circ Syst I: Regul Pap, 2018, 65(8): 2503-2514.