[4] MCNEILL J, COIN M C W, LARIVEE B J. “Split ADC” architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC ［J］. IEEE Journal of Solid-State Circuits, 2005, 40(12): 2437-2445.

[5] LIU W, HUANG P, CHIU Y. A 12 b 225/45 MS/s 30 mW 0059 mm2 CMOS SAR ADC achieving over 90dB SFDR. // 2010 IEEE International Solid-State Circuits Conference (ISSCC). San Francisco, CA, USA. 2010: 380-381.

[6] LI H, MADDOX M, COIN M C W, et al. A signal-independent background calibrating 20 b 1 MS/s SAR ADC with 03 ppm INL ［C］ // 2018 IEEE International Solid-State Circuits Conference (ISSCC). San Francisco, CA, USA. 2018: 242-244.

[8] BANNON A, HURRELL C P, HUMMERSTON D, et al. An 18 b 5 MS/s SAR ADC with 1002 dB dynamic range ［C］ // 2014 Symposium on VLSI Circuits Digest of Technical Papers. Honolulu, HI, USA. 2014: 1-2.

[10] MCNEILL J A, MAJIDI R, GONG J. ”Split ADC” background linearization of VCO-based ADCs ［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 62(1): 49-58.

[11] DING X, HOFMANN K, ZHANG L, et al. Redundant double conversion based digital background calibration of SAR ADC with convergence acceleration and assistance ［C］ // 2018 25th International Conference” Mixed Design of Integrated Circuits and System” (MIXDES). Gdynia, Poland. 2018: 192-197.