[2] LIU J, MA D, WAN W, et al. A design of 16-bit high-speed DAC with segmented R2R load ［C］ // 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT). Kunming, China. 2020: 1-3.

[7] KUO Y W, RAMAKRISHNA P K, KAYYIL A V, et al. Low-voltage tracking RC frequency compensation in two-stage operational amplifiers ［C］ // 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS). Dallas, TX, USA. 2019: 782-785.

[8] MENON M, DHALL K, GUPTA A, et al. low power cascaded three stage amplifier with multipath nested miller compensation ［C］ // 2010 International Conference on Recent Trends in Information, Telecommunication and Computing. Kerala, India. 2010: 9-12.

[9] JALALI A, BANAN H R, ELAHI H, et al. New method to compensate three-stage amplifiers based on pole and zero cancellation technique ［C］ // 2011 International Conference on Communication Systems and Network Technologies. Katra, India. 2011: 479-482.

[10] LEUNG K N, MOK P K T. Analysis of multistage amplifier-frequency compensation ［J］. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48(9): 1041-1056.

[13] PIERCO R, TORFS G, VERBRUGHE J, et al. A 16 channel high-voltage driver with 14 bit resolution for driving piezoelectric actuators ［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62(7): 1726-1736.