[1] Landauer R. Irreversibility and heat generation in the computing process ［J］. IBM Journal of Research and Development, 1961, 5(3): 183-191.

[2] Morita K. Reversible computing and cellular automata-A survey ［J］. Theoretical Computer Science, 2008, 395(1): 101-131.

[3] Bennett C H. Logical reversibility of computation ［J］. IBM Journal of Research and Development, 1973, 17(6): 525-532.

[5] Ni Lihui, Guan Zhijin, Zhu Wenying. A general method of constructing the reversible full-adder ［C］. Third International Symposium on Intelligent Information Technology and Security Informatics, 2010: 109-113.

[6] Haghparast M, Navi K. A novel reversible BCD adder for nanotechnology based systems ［J］. American Journal of Applied Sciences, 2008, 5(3): 282-288.

[7] Ali M B, Rahman H A, Rahman M M. Design of high performance reversible multiplier ［J］. International Journal of Computer Science, 2011, 8(6): 134-141.

[8] Ehsanpour M, Moallem P, Vafaei A. Design of a novel reversible multiplier circuit using modified full adder ［C］. International Conference on Computer Design and Applications (ICCDA), 2010, 3: 230-234.

[10] Ali M B, Rahman M M, Rahman H A. Design and optimization of nanometric reversible 4 bit numerical comparator ［C］. International Conference on Informatics, Electronics and Vision (ICIEV), 2012: 577-581.

[11] Ni Lihui, Guan Zhijin, Dai Xiaoyu, et al. Using new designed NLG gate for the realization of four-bit reversible numerical comparator ［C］. International Conference on Educational and Network Technology, 2010: 254-258.

[12] Li Mingcui. Design and optimization of reversible numerical comparator based on Toffoli gate ［J］. Journal of East China Jiaotong University, 2011, 28(6): 91-95.

[13] Xu Mingqiang, Guan Zhijin, Ni Lihui. Algorithm based on related selection for reversible logic synthesis ［J］. Journal of Computer-aided Design and Computer Graphics, 2012, 24(9): 1218-1225 (in Chinese).

[14] Maslov D. Reversible logic synthesis benchmarks page ［OL］. http://webhome.cs.uvic.ca/～dmaslov/.