A High Gain and High Power Efficiency Fully Differential Operational Transconductance Amplifier

SHAO Zijian; BAI Chunfeng

doi:10.13911/j.cnki.1004-3365.210068

[1] CHO T B, GRAY P R. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter ［J］. IEEE J Sol Sta Circ, 1995, 30(3): 166-172.

[2] HOSTICKA B J. Improvement of the gain of MOS amplifiers ［J］. IEEE J Sol Sta Circ, 1979, 14(6): 1111-1114.

[3] SACKINGER E, GUGGENBUHL W. A high-swing, high-impedance MOS cascode circuit ［J］. IEEE J Sol Sta Circ, 1990, 25(1): 289-298.

[4] AHMADI M M. A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2006, 53(3): 169-173.

[5] CHIU Y, GRAY P R, NIKOLIC B. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR ［J］. IEEE J Sol Sta Circ, 2004, 39(12): 2139-2151.

[6] LIU M H, HUANG K C, OU W Y, et al. A low voltage-power 131-bit 16 MSPS CMOS pipelined ADC ［J］. IEEE J Sol Sta Circ, 2004, 39(5): 834-836.

[7] BAI C F, QIAO D H, ZHAO H M. A compact single-transistor current source for analog design in nanometer digital CMOS ［J］. IEEE Trans Circ & Syst II: Expr Bri (early access), 2011. doi: 101109/TCSII.2021. 3077998.

[8] BULT K, GEELEN G. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain ［J］. IEEE J Sol Sta Circ, 1990, 25(6): 1379-1384.

[9] CAKIR C, MINAEI S, CICEKOGLU O. Low voltage low power CMOS current differencing buffered amplifier ［J］. Analog Integr Circ Signal Process, 2010, 62: 237-244.

[12] RAZAVI B. Design of analog CMOS intergrated circuits［M］. Second Ed. New York: McGraw-Hill, 2017: 430-431.

[13] MA L, DING Y T, WANG X H. A folded cascode OTA using current-mode gain-boost amplifier ［C］ // IEEE ICSE. Malacca, Malaysia. 2010: 92-95.

[14] YANG Y, BINKLEY D M, LI C. Modeling and optimization of fast-settling time gain-boosted cascode CMOS amplifiers ［C］ // Proceed IEEE Southeast Conf. Concord, NC, USA. 2010: 33-36.