[4] PAN G T, LUO L, OU G D. Design and implementation of a DDR3-based memory controller［C］//Third International Conference on Intelligent System Design and Engineering Applications, 2013: 540-543.
[5] LSLAM M A, ARAFATH M Y, HASAN M J. Design of DDR4 SDRAM controller［C］//8th International Conference on Electrical and Computer Engineering, Dhaka, Bangladesh, 2014: 148-151.
[6] Xilinx. Spartan-6 FPGA memory interface solutions［EB/OL］. ［2010-09-21］. http: //www. xilinx. com.
[10] Xilinx. Spartan-6 FPGA memory controller［EB/OL］. ［2010-08-09］. http: //www. xilinx. com.
[11] CHEN H M, MA S, WANG L. A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM controller［J］. Science China(Information Sciences), 2014, 57(12): 176-183.
