Simulation analysis of electrical characteristics of strained SiGe channel-on-insulator p-MOSFET

YU Jie; WANG Chong; YANG Zhou; CHEN Xiao-Shuang; YANG Yu

doi:10.3724/sp.j.1010.2013.00304

[1] Tomohisa M, Naoharu S, Tsutomu T, et al. High-performance strained-SOI CMOS devices using thin film SiGe-on-insulator technology ［J］. IEEE Trans. Electron Devices, 2003, 50(4): 988-994.

[2] Tsutomu T, Naoharu S, Tomohisa M, et al. Ultrathin body SiGe-on-insulator pMOSFETs with high-mobility SiGe surface channels ［J］. IEEE Trans. on Electron Devices, 2003, 50(4): 1328-1333.

[3] Gao F, Balakumar S, Balasubramanian N, et al. High germanium content strained SGOI by oxidation of amorphous SiGe film on SOI substrates ［J］. Electrochem. Solid-State Lett., 2005, 8(12): 337-340.

[4] Tsutomu T, Shu N, Yoshihiko M, et al. High-mobility strained SiGe-on-insulator pMOSFETs with Ge-rich surface channels fabricated by local condensation technique ［J］. IEEE Electron Device Lett., 2005, 26(4): 243-245.

[5] Yang H G, Masatoshi I, Shogo I, et al. Effective passivation of defects in Ge-rich SiGe-on-insulator substrates by Al2O3 deposition and subsequent post-annealing ［J］. Solid-State Electron., 2011, 60: 128-133.

[6] Xie Y H, Don M, Fitzgerald E A, et al. Very high mobility two-dimensional hole gas in Si/GexSi1-x/Ge structures grown by molecular beam epitaxy ［J］. Appl. Phys. Lett., 1993, 63(16): 2263-2264.

[8] Thompson S E, Mark A, Chis A, et al. A 90-nm logic technology featuring strained-silicon ［J］. IEEE Trans. on Electron Devices, 2004, 51 (11): 1790-1797.

[10] Toshifumi I, Toshinori N, Tsutomu T, et al. High current drive uniaxially-strained SGOI pMOSFETs fabricated by lateral strain relaxation technique ［C］. Symposium on VLSI Technology Digest of Technical Papers, 2005: 178-179.

[11] Junkyo S, Ryosho N, Noriyuki T, et al. Highly strained-SiGe-on-insulator p-channel metal-oxide-semiconductor field-effective transistors fabricated by applying Ge condensation technique to strained-si-on-insulator substrates ［J］. Appl. Phys. Lett., 2011, 99(14): 2108-2111.

[12] Gao F, Balakumar S, Li R, et al. 100 nm gate length Pt-germanosilicide Schottky S/D PMOSFET on SGOI substrate fabricated by novel condensation approach ［C］. Proceedings of 13th IPFA, 2006: 311-313.

[13] Toshifumi I, Toshinori N, Tsutomu T, et al. High-performance uniaxially strained SiGe-on-insulator pMOSFETs fabricated by lateral-strain-relaxation technique ［J］. IEEE Trans. Electron Devices 2006, 53(11): 2809-2815.

[14] Benvenut A, Pinto M R, Coughran J W M, et al. Evaluation of the influence of convective energy in HBTs using a fully hydrodynamic model ［C］. IEDM technical Digest 1991: 499-502.

[15] Vecchi M C, Reyna L G. Generalized energy transport models for semiconductor device simulation ［J］. Solid-State Electronics 1994, 37(10): 1705-1716.

[16] Apanovich Y, Lyumkis E, Polsky B, et al. Steady-state and transient analysis of submicron devices using energy balance and simplified hydrodynamic models ［J］. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 1994, 13(6): 702-711.

[17] Tsutomu T, Toshifumi I, Toshinori N, et al. Relationship between hole mobility and current drive enhancement in uniaxially strained thin-body SiGe-on-Insulator pMOSFETs ［C］. Symposium on VLSI technology Digest of Technical Papers, 2006: 146-147.

[18] Yang L F, Watling J R, Wilkins R C W, et al. Si/SiGe heterostructure parameters for device simulations ［J］. Semicond. Sci. Technol. 2004, 19(10): 1174-1182.

[19] Zhang X F, Xu J P, Zou X, et al. A low-field hole mobility model of strained Si1-xGex pMOSFET ［J］. Chin. J. Semicond. 2006, 27(11): 2000-2004.

[22] Goel A K, Tan T H. High-temperature and self-heating effects in fully depleted SOI MOSFETs ［J］. Microelectron. J. 2006, 37(9): 963-975.