Reseach on fault detection, location and self-repairing of quantum logic circuits

Pei-xi ZHANG; You-ren WANG; Yan CHEN

doi:10.3969/j.issn.1007-5461.2012.06.006

[2] Feynman R P. Simulating physics with computers ［J］. International Journal of Theoretical Physics, 1982, 21(6): 467-488.

[3] Deutsch D. Quantum theory, the Church-Turing principle and the universal quantum computer ［C］. Proc. of Roy. Soc. Lon. A, 1985, 400: 97-117.

[4] Maslov D, Dueck G W, Miller D M. Quantum circuit simplification and level compaction ［J］. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(3): 436-44.

[7] Majid M, Mohammad E. On figures of merit in reversible and quantum logic designs ［J］. Quantum Information Processing, 2009, 8(4): 297-318.

[10] Dilip P, Lala P K, Di J, et al. Reversible-logic design with online testability ［J］. IEEE Transactions on Instrumentation and Measurement, 2006, 55(2): 406-414.

[11] Wille R, Daniel G, Stefan F, et al. Debugging reversible circuits ［J］. Integration the VLSI Journal, 2010, 44(1): 51-61.

[12] Mahammad S N, Veezhinathan K. Constructing online testable circuits using reversible logic ［J］. IEEE Transactions on Instrumentation and Measurement, 2010, 59(1): 101-109.

[14] Islam M S, Rahman M M, Bequm Z, et al. Fault tolerant reversible logic synthesis: carry look-ahead and carry-skip adders ［C］. Proceeding of 2009 International Conference on Advances in Computational Tools for Engineering Applications, Beirut, Lebanon, 2009: 396-401.