• Microelectronics
  • Vol. 52, Issue 2, 295 (2022)
ZHOU Xiaodan1、2, LIU Tao2, FU Dongbing2, LI Qiang1, LIU Jie3, and GUO Gang4
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • 3[in Chinese]
  • 4[in Chinese]
  • show less
    DOI: 10.13911/j.cnki.1004-3365.210341 Cite this Article
    ZHOU Xiaodan, LIU Tao, FU Dongbing, LI Qiang, LIU Jie, GUO Gang. A Radiation Hardened Low Power Pipelined 8 bit 100 MS/s ADC[J]. Microelectronics, 2022, 52(2): 295 Copy Citation Text show less
    References

    [1] LIU M H, LIU S I. An 8-b 10 MS/s folding and interpolating ADC using the continuous-time auto-zero technique [J]. IEEE J Sol Sta Circ, 2001, 36(1): 122-128.

    [2] TAFT R C, FRANCESE P A, TURSI M R, et al. A 18-V 10 GS/s 10 b self-calibrating unified-folding- interpolating ADC with 91 ENOB at Nyquist frequency [J]. IEEE J Sol Sta Circ, 2009, 44(12): 3294-3304.

    [3] ZHU Y, CHAN C H, CHIO U F, et al. A 10-bit 100 MS/s reference-free SAR ADC in 90 nm CMOS [J]. IEEE J Sol Sta Circ, 2010, 45(6): 1111-1121.

    [4] PAN H, SEGAMI M, CHOI M, et al. A 33 V 12-b 50 MS/s A/D converter in 06-μm CMOS with over 80-dB SFDR [J]. IEEE J Sol Sta Circ, 2000, 35(12): 1769-1780.

    [5] LEWIS S H, GRAY P R. A pipelined 5-Msample/s 9-bit analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1987, 22(6): 954-961.

    [6] VAN DE VEL H, BUTER B A, VAN DER PLOEG H, et al. A 12-V 250-mW 14-b 100-MS/s digitally calibrated pipeline ADC in 90-nm CMOS [J]. IEEE J Sol Sta Circ, 2009, 44(4): 1047-1056.

    [7] LEWIS S H. Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications [J]. IEEE Trans Circ Syst II: Regu Pap, 1992, 39(8): 516-523.

    [8] YANG W, KELLY D, MEHR L, et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input [J]. IEEE J Sol Sta Circ, 2001, 36(12): 1931-1936.

    [9] GRAY P R, MEYER R G. MOS operational amplifier design - a tutorial overview [J]. IEEE J Sol Sta Circ, 1982, 17(6): 969-982.

    [10] KAMATH B Y, MEYER R G, GRAY P R. Relationship between frequency response and settling time of operational amplifiers [J]. IEEE J Sol Sta Circ, 1974, 9(6): 347-352.

    [11] DEVARAJAN S, SINGER L, KELLY D, et al. A 16 b 125 MS/s 385 mW 787 dB SNR CMOS pipeline ADC [J]. IEEE J Sol Sta Circ, 2009, 30(12): 3305-3313.

    [12] ZANCHI A, HOLMEN M C, YAO M, et al. Total ionizing dose characterization of an 8-bit 200-MSps switched- capacitor pipeline A-to-D converter in 32 nm SOI CMOS [C]// IEEE Radiation Effects Data Workshop. Portland, OR, USA. 2016: 126-131.

    [13] ADELL P C, YAGER J, PANNELL Z, et al. Radiation hardening of an SiGe BiCMOS Wilkinson ADC for distributed motor controller application [J]. IEEE Trans Nucl Sci, 2014, 61(3): 1236-1242.

    [14] LIU W, WEI T C, LI B, et al. Design of a 12-bit 1 MS/s SAR-ADC for front-end readout of 32-channel CZT detector imaging system [J]. Nuclear Instrum & Methods in Phys Res, Sect A: Acceler, Spectrom, Detec and Assoc Equipm, 2015, 786: 155-163.

    ZHOU Xiaodan, LIU Tao, FU Dongbing, LI Qiang, LIU Jie, GUO Gang. A Radiation Hardened Low Power Pipelined 8 bit 100 MS/s ADC[J]. Microelectronics, 2022, 52(2): 295
    Download Citation