[1] ZHANG G Q, VAN ROOSMLEN A J. More than Moore ［M］. London: Springer, 2009: 3-5.

[7] GAMBINO J P, ADDERLY S A, KNICKERBOCKER J U. An overview of through-silicon-via technology and manufacturing challeges ［J］. Microelec Engineer, 2015(135): 73-106.

[8] YOON K, KIM G, LEE W, et al. Modeling and analysis of coupling between TSVs metal, and RDL interconnects in TSV-based 3D IC with silicon interposer ［C］ ∥ 11th EPTC. Singapore. 2009: 702-706.

[9] LI J W, MA S L, LIU H, et al. Design, fabrication and characterization of TSV interposer integrated 3D capacitor for SIP application ［C］ ∥ IEEE 68th ECTC. San Diego, CA, USA. 2018: 1974-1980.

[10] LAU J H. Evolution, challenge, and outlook of TSV, 3D IC integration and 3d silicon integration ［J］. Int Symp APM. Xiamen, China. 2011: 462-488.