• Microelectronics
  • Vol. 52, Issue 2, 191 (2022)
LI Jiashen1, LI Long1, DENG Honghui1、2, CHEN Hongmei1, MENG Xu1, and YIN Yongsheng1、2
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less
    DOI: 10.13911/j.cnki.1004-3365.zjea019 Cite this Article
    LI Jiashen, LI Long, DENG Honghui, CHEN Hongmei, MENG Xu, YIN Yongsheng. Review of Digital Calibration Techniques Based on Neural Network[J]. Microelectronics, 2022, 52(2): 191 Copy Citation Text show less
    References

    [1] LI J P, MOON U K. Background calibration techniques for multistage pipelined ADCs with digital redundancy [J]. IEEE Trans Circ Syst II: Anal Dig Sign Process, 2003, 50(9): 531-538.

    [2] SUN J, ZHANG M L, QIU L, et al. Background calibration of bit weights in pipelined-SAR ADCs using paired comparators [J]. IEEE Trans VLSI Syst, 2020, 28(4): 1074-1078.

    [3] ROSENBLATT F. The perceptron: a probabilistic model for information storage and organization in the brain [J]. Psychol Rev, 1958, 65(6): 356-408.

    [4] ZHOU C H, CHEN M, LI Z W, et al. Deep compression methods for neural network-based SAR-pipelined ADC calibrator [C]// IEEE 15th ICSICT. Kunming, China. 2020: 1-3.

    [5] CHEN M, ZHOU C H, HE W B, et al. A split-based neural network calibrator for SAR-pipelined ADC on FPGA [C]// IEEE 15th ICSICT. Kunming, China. 2020: 1-3.

    [6] CHEN M, ZHAO Y, XU N, et al. A partially binarized and fixed neural network based calibrator for SAR-pipelined ADCs achieving 955-dB SFDR [C]// IEEE ISCAS. Daegu, Korea. 2021: 1-4.

    [7] CHEN M, WU Y, LAN J, et al. A calibration scheme for nonlinearity of the SAR-pipelined ADCs based on a shared neural network [C]// IEEE APCCAS. Ha Long, Vietnam. 2020: 205-208.

    [8] QIU Y, ZHOU J, LIU Y, et al. A novel calibration method of gain and time-skew mismatches for time-interleaved ADCs based on neural network [C]// IEEE MTT-S IWS. Guangzhou, China. 2019: 1-3.

    [9] YAGI T, USUI K, MATSUURA T, et al. Background calibration algorithm for pipelined ADC with open-loop residue amplifier using split ADC structure [C]// IEEE Asia Pacific Conf Circ Syst. Kuala Lumpur, Malaysia. 2010: 200-203.

    [10] LIU W, HUANG P, CHIU Y. A 12-bit 50-MS/s 33-mW SAR ADC with background digital calibration [C]// CICC. San Jose, CA, USA. 2012: 1-4.

    [11] LIU W, HUANG P, CHIU Y. A 12 b 225/45 MS/s 30 mW 0059 mm2 CMOS SAR ADC achieving over 90 dB SFDR [C]// IEEE ISSCC. San Francisco, CA, USA. 2010: 380-381.

    [12] BACCIGALUPI A, BERNIERI A, LIGUORI C, et al. Error compensation of A/D converters using neural networks [J]. IEEE Trans Instrum Measur, 1996, 45(2): 640-644.

    [13] GAO X Z, GAO X M, OVASKA S J, et al. A/D converter resolution enhancement using neural networks [C]// IEEE IMTC. Ottawa, ON, Canada. 1997: 1112-1117.

    [14] BANSAL S, GHADERI E, PUGLISI C, et al. Neural-network based self-initializing algorithm for multi-parameter optimization of high-speed ADCs [J]. IEEE Trans Circ Syst II: Expr Bri, 2021, 68(1): 106-110.

    LI Jiashen, LI Long, DENG Honghui, CHEN Hongmei, MENG Xu, YIN Yongsheng. Review of Digital Calibration Techniques Based on Neural Network[J]. Microelectronics, 2022, 52(2): 191
    Download Citation