Design and Verification of a High Performance Second-Order Charge-Controlled Memristor Circuit

XIAO Li; JIN Xiangliang; YANG Jian; HUANG Shishi

doi:10.13911/j.cnki.1004-3365.210406

[1] CHUA L. Memristor-the missing circuit element ［J］. IEEE Trans Circ Theo, 1971, 18(5): 507-519.

[2] STRUKOV D B, SNIDER G S, STEWART D R, et al. The missing memristor found ［J］. Nature, 2008, 453(7191): 80-83.

[3] ITOH M, CHUA L O. Memristor oscillators ［J］. Int J Bifurcat & Chaos, 2008, 18(11): 3183-3206.

[4] BENDERLI S, WEY T A. On SPICE macromodelling of TiO2 memristors ［J］. Elec Lett, 2009, 45(7): 377-379.

[5] RAK A, CSEREY G. Macromodeling of the memristor in SPICE ［J］. IEEE Trans Comput Aided Des Integr Circ & Syst, 2010, 29(4): 632-636.

[6] VALSA J, BIOLEK D, BIOLEK Z. An analogue model of the memristor ［J］. Int J Numer Modell Elec Network, Dev & Field, 2011, 24(4): 400-408.

[7] LIU W, WANG F Q, MA X K. Exponential flux-controlled memristor model and its floating emulator ［J］. Chin Phys B, 2015, 24(11): 118401-118407.

[8] WU R P, WANG C H. A new simple chaotic circuit based on memristor ［J］. Int J Bifurcat & Chaos, 2016, 26(9): 1650145-16501155.

[9] LIANG Y, LU Z Z, YU D S, et al. Threshold-type binary memristor emulator circuit ［J］. IEEE Access, 2019, 7: 180181-180193.

[10] BANCHUIN R. The fractional order generalization of HPmemristor based chaotic circuit with dimensional consistency ［J］. Cogent Engineer, 2021, 8(1): 1891731- 1891759.

[11] MULDER J, VAN DE GEVEL M, VAN ROERMUND A H M. A reduced-area low-power low-voltage single-ended differential pair ［J］. IEEE J Sol Sta Cir, 1997, 32(2): 254-257.