[4] LIU D, HOLLIS S J, DYMOND H, et al. Design of 370-ps delay floating-voltage level shifters with 30-V/ns power supply slew tolerance ［J］. IEEE Transactions on Circuits & Systems II: Express Briefs, 2016, 63(7): 688-692.

[5] MING X, ZHANG X, ZHANG Z W, et al. A high-voltage half-bridge gate drive circuit for GaN devices with high-speed low-power and high-noise-immunity level shifter ［C］ // IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD). Chicago, IL, USA. 2018: 355-358.

[6] LIU Z, CONG L, LEE H. Design of on-chip gate drivers with power-efficient high-speed level shifting and dynamic timing control for high-voltage synchronous switching power converters ［J］. IEEE Journal of Solid-State Circuits, 2015, 50(6): 1463-1477.