Design and implement of a reconfigurable and embedded CAN bus system

[in Chinese]; [in Chinese]; [in Chinese]; [in Chinese]; [in Chinese]

[1] IEEE Std 1149.1 Spec. IEEE Standard Test Access Port and Boundary-Scan Architecture[EB/OL]. http://www. ieee.org, 2001-06/2004-03-20.

[2] HOLDAWAY. Mark leaping the digital divide with boundary scan techniques[J]. Electronic Engineering Design, 2002, 35(11):61-64.

[3] Xilinx Application Note 058. Xilinx In-System Programming Using an Embedded Microcontroller [EB/OL]. http://www. xilinx.com, 2001-01-15/2003-08-16.

[4] ATMELAT91. ARM Thumb Microcontroller AT91M55800A Datasheet [EB/OL]. http://www. atmel.com, 2002-11/2003-09-18.

[5] SJA1000 Stand-alone CAN Controller Product Specification [EB/OL]. http://www. zlgmcu.com, 2000-01-04/2003-09-18.

[6] PAGE Ian. Reconfigurable processor architectures[J]. Microprocessors and Microsystems, 1996, 20(2): 185-196.

[7] EDWARDS M, GREEN P. Run-time support for dynamically reconfigurable computing systems[J]. Journal of Systems Architecture, 2003, 49(1): 267-281.

[8] KESSAL L, ABEL N, DEMIGNY D. Real-time imaging processing with dynamically reconfigurable architecture[J]. RealTime Imaging, 2003, 57(9): 297-313.

[9] JOZWIZAK L, SLUSARCZYK A, CHOJNACKI A. Fast and compact sequential circuits for the FPGA-based reconfigurable systems [J]. Journal of Systems Architecture, 2003, 49(1): 227-246.