An Ultra-Low Power PWM Comparator Based on Dynamic Reference

JIANG Zhilin; YU Pingping; YAN Dawei; JIANG Yanfeng

doi:10.13911/j.cnki.1004-3365.200556

[1] SAHU B, RINCON-MORA G A. An accurate, low-voltage, CMOS switching power supply with adaptive on-time pulse-frequency modulation (PFM) control ［J］. IEEE Trans Circ & Syst I: Regu Pap, 2007, 54(2): 312-321.

[2] AYACHIT A, KAZIMIERCZUK M K. Averaged small-signal model of PWM DC-DC converters in CCM including switching power loss ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2018, 66(2): 262-266.

[3] MEDNIK A, TIRUMALA R. Shunting type PWM dimming circuit for individually controlling brightness of series connected LEDS operated at constant current and method therefor ［P］. US7723926. 2010-05-25.

[4] ABDELMESSIH G Z, ALONSO J M, DALLA COSTA M A. Analysis, design, and experimentation of the active hybrid-series-parallel PWM dimming scheme for high-efficient off-line LED drivers ［J］. IET Power Elec, 2019, 12(7): 1697-1705.

[5] KHAN M, RAHAMAN R, KANG S W. Highly sensitive temperature sensors based on fiber-optic PWM and capacitance variation using thermochromic sensing membrane ［J］. Sensors, 2016, 16(7): 1064-1078.

[6] RAZAVI B. The strong arm latch ［a circuit for all seasons］［J］. IEEE J Sol Sta Circ, 2015, 7(2):12-17.

[7] KOBAYASHI T, NOGAMI K, SHIROTORI T, et al. A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture ［J］. IEEE J Sol Sta Circ, 1993, 28(4): 523-527.

[8] KOTANI K, SHIBATA T, OHMI T. CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power A/D converters ［J］. IEEE J Sol Sta Circ, 1998, 33(5): 762-769.

[9] MARBLE W J, KOTANI K, PETRIE C S. Practical charge-transfer amplifier design architectures for low-power flash A/D converters ［J］. IEEE Trans Circ & Syst I: Regu Pap, 2004, 51(11): 2157-2164.

[10] BABAYAN-MASHHADI S, LOTFI R. Analysis and design of a low-voltage low-power double-tail comparator ［J］. IEEE Trans VLSI Syst, 2014, 22(2): 343-352.

[11] HUANG S, DIAO S, LIN F. An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process ［J］. Analog Integr Circ & Signal Process, 2016, 89(1): 231-238.

[12] ALLEN P E, HOLBERG D R. CMOS analog circuit design ［M］. Beijing: Publishing House of Electronics Industry, 2007: 381-386.

[13] CHUNG Y H, HSU Y M, YEN C W, et al. A 12-bit 160-MS/s ping-pong subranged-SAR ADC in 65 nm CMOS ［C］//IEEE ISOCC. Seoul, Korea. 2017: 5-6.

[14] XIN X, CAI J P, XIE R L, et al. Ultra-low power comparator with dynamic offset cancellation for SAR ADC ［J］. Elec Lett, 2017, 53(24): 1572-1574.

[15] ZAFARKHAH E, MAYMANDI-NEJAD M, ZARE M. Improved accuracy equation for propagation delay of a CMOS inverter in a single ended ring oscillator ［J］. AEU-Int J Elec & Commun, 2017, 71: 110-117.

[16] CHEN L, SHI B X, LU C. A high speed/power ratio continuous-time CMOS current comparator ［C］//IEEE ICECS. Jounieh, Lebanon. 2000: 883-886.

[18] LIN F. Methods and apparatus for duty cycle control ［P］. US 6940328, 2005-09-06.

[19] PAN D, COWLES T B. Input buffer for low voltage operation ［P］. US 7366041, 2008-04-29.

[20] FIGUEIREDO P M, VITAL J C. Kickback noise reduction techniques for CMOS latched comparators ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2006, 53(7): 541-545.

[21] KHORAMI A, SAEIDI R, SACHDEV M, et al. A low-power dynamic comparator for low-offset applications ［J］. Integration, 2019, 69: 23-30.

[22] SURIYAVEJWONGS P, LEELARASMEE E, PORA W, et al. Inverting amplifier based ultra low power low offset current comparator ［C］//iEECON. Pattaya, Thailand. 2017: 1-4.

[23] GRAUPNER A. A methodology for the offset-simulation of comparators ［J］. Designer’s Guide Commun, 2006, 1: 1-7.

[24] RIJMENANTS J, LITSIOS J B, SCHWARZ T R, et al. ILAC: an automated layout tool for analog CMOS circuits ［J］. IEEE J Sol Sta Circ, 1989, 24(2): 417-425.

[25] MISHRA V K, CHAUHAN R K. Area efficient layout design of CMOS circuit for high-density ICs ［J］. Int J Elec, 2018, 105(1): 73-87.

[26] NANDA S, PANDA A S. Design of conventional three-stage CMOS comparator in 90-nm CMOS technology and comparative analysis with its counterparts ［C］//IEEE IC-SSS. Bangalore, India. 2015: 1-6.

[27] AAKASH S, ANISHA A, DAS G J, et al. Design of a low power, high speed double tail comparator ［C］//IEEE CCPCT. Kollam, India. 2017: 1-5.