[2] SILA S , BAMPI S.Area and throughput trade-offs in the design of pipelined discrete wavelet transform architectures［J］.IEEE Design, Automation and Test in Europe, 2005, 3:32-37.

[5] WU B.F, LIN C.F.A rescheduling and fast pipeline LSI architecture for lifting-based discrete wavelet transform［C］.Proceedings of the 2003 International Symposium on Circuits and Systems, 2003, 2:732-735.